Microchip Technology 24FC04-I/ST
- Part No.:
- 24FC04-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
24FC04-I/ST.pdf
- Description:
- IC EEPROM 4KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24FC04-I/ST from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, supporting 1 MHz clock frequency at 1.7V–5.5V supply, with hardware write-protection, 16-byte page buffer, and 1 µA standby current (I-temp). It operates across -40°C to +85°C and is used for parameter storage in industrial control modules, sensor calibration data retention, and firmware configuration backup.
For engineers reviewing the 24FC04-I/ST datasheet, 24FC04-I/ST pinout, 24FC04-I/ST application, or 24FC04-I/ST equivalent, this page delivers verified electrical specs, SOIC-8 package layout, I²C timing compliance (1 MHz), endurance (1M cycles), and real-world use cases - all validated against Microchip DS20001708P.
Technical Context
The 24FC04-I/ST implements a two-wire I²C interface with Schmitt-trigger inputs and slope-controlled outputs to suppress noise and eliminate ground bounce. Its internal address pointer supports current-address, random, and sequential read modes, while the 16-byte page write buffer enables efficient bulk writes without host-side byte-by-byte sequencing.
Write protection is enforced via the dedicated WP pin, which disables all write operations when tied to VCC. The device uses self-timed erase/write cycles (max 5 ms) and supports acknowledge polling to detect write completion - critical for deterministic bus arbitration in real-time embedded systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (2 × 256 × 8-bit blocks), enabling compact nonvolatile storage for boot parameters or device IDs |
| Interface | I²C-compatible two-wire serial interface, compatible with standard microcontroller I²C peripherals without protocol translation |
| Max Clock Frequency | 1 MHz at 1.7V–5.5V, delivering 3× faster write throughput than 400 kHz variants in time-critical logging applications |
| Page Write Buffer | 16-byte buffer, reducing I²C transaction count by up to 16× versus byte-write mode for contiguous data updates |
| Write Endurance | 1,000,000 erase/write cycles, supporting daily reconfiguration over >27 years of field operation |
| Data Retention | 200+ years at +25°C, ensuring long-term reliability for infrequently updated calibration or security keys |
| Supply Voltage Range | 1.7V–5.5V, enabling direct integration with 1.8V, 3.3V, and 5V logic domains without level-shifting |
| Standby Current | 1 µA (I-temp), minimizing power draw in battery-backed or energy-harvesting systems during idle periods |
Pinout & Package
24FC04-I/ST is supplied in an 8-lead SOIC (SN) package per Microchip drawing C04-057-SN Rev F, with 1.27 mm pitch, 3.90 mm body width, and wettable flank-compatible leads. Pin 1 is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS | Ground reference | Must be connected to system GND; serves as return path for SDA/SCL pull-ups and internal logic |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up (2 kΩ typical for 1 MHz); changes only during SCL low |
| SCL | Serial Clock input | Input-only clock line synchronized to host controller; determines timing for all address/data transfers |
| WP | Write-Protect control | Logic-high = full memory write-inhibited; logic-low = normal read/write; no internal pull-up/down |
| VCC | Power supply | 1.7V–5.5V input; decoupling capacitor (0.1 µF ceramic) required within 10 mm of pin for noise immunity |
| A0–A2 | Address inputs | No internal connection; may be left floating or tied to VSS/VCC without affecting function or I²C address |
Key Features
| Feature | Design Value |
|---|---|
| 1 MHz I²C compatibility | Enables high-speed configuration loading in real-time systems where 400 kHz would bottleneck boot or update sequences |
| Schmitt-trigger inputs | Provides 50 mV hysteresis on SDA/SCL, rejecting EMI-induced glitches in noisy industrial environments (e.g., motor drives) |
| Output slope control | Limits SDA/SCL edge rates to prevent ground bounce and signal integrity issues on shared PCB return planes |
| Hardware write-protection | Physically disables writes via WP pin-prevents accidental firmware corruption during power transients or software faults |
| ESD protection >4 kV | Meets IEC 61000-4-2 Level 3, allowing safe handling and board-level integration without additional transient suppression |
| Automotive AEC-Q100 qualified | Validated for automotive-grade temperature cycling (-40°C to +125°C), supporting under-hood and ADAS module use |
Applications
| Industrial Sensor Node | Medical Device Calibration |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients and linearization tables for analog sensor front-ends in wireless condition-monitoring nodes. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed during power-up and runtime recalibration; I²C interface synchronized to MCU's low-speed peripheral clock. Use Value: Eliminates need for external OTP or flash programming; 1.7V operation ensures reliable reads during brown-out conditions common in battery-powered sensors. |
Use Scenario: Retaining patient-specific therapy parameters and usage logs in portable infusion pumps and diagnostic handhelds. IC Role / Device Role / Timing Role: Secure, tamper-resistant data vault; WP pin hardwired to VCC during production to lock critical settings post-configuration. Use Value: Meets IEC 62304 safety requirements for data integrity; 200-year retention guarantees lifetime validity of calibration records without periodic refresh. |
| Smart Energy Meter | Automotive Body Control Module |
Use Scenario: Logging tariff schedules, meter ID, and firmware version history in ANSI C12.22-compliant electricity meters with tamper detection. IC Role / Device Role / Timing Role: Event-triggered write storage for time-stamped events; accessed via isolated I²C bus to prevent HV domain interference. Use Value: 1 µA standby current extends supercapacitor hold-up time during mains failure; AEC-Q100 qualification validates robustness in grid-edge deployments. |
Use Scenario: Storing seat position memory, mirror presets, and lighting profiles in vehicle door modules subject to thermal cycling and vibration. IC Role / Device Role / Timing Role: Configuration EEPROM interfaced to 8-bit MCU over 100 kHz I²C; WP pin controlled by MCU GPIO for dynamic protection during firmware updates. Use Value: Extended temperature range (-40°C to +125°C) ensures operation in engine bay proximity; 1M-cycle endurance supports 10+ years of daily user adjustments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04-I/ST | Max I²C clock = 400 kHz; 1.7V–5.5V supply; identical pinout and memory map | Limited to lower-bandwidth systems where 1 MHz is unnecessary; suitable for cost-sensitive consumer designs | Select when 400 kHz I²C suffices and BOM cost reduction is prioritized over speed |
| 24LC04B-I/ST | Min VCC = 2.5V; max clock = 400 kHz; same 4-Kbit organization and SOIC-8 package | Not usable in 1.8V systems; requires higher supply headroom, limiting compatibility with modern ultra-low-power MCUs | Choose only if legacy 3.3V/5V-only designs mandate 24LC04B's specific qualification history |
Compared with 24FC04-I/ST, the 24AA04-I/ST trades 1 MHz performance for broader voltage compatibility at lower speed, while the 24LC04B-I/ST sacrifices low-voltage operation for legacy industrial qualification - making 24FC04-I/ST the optimal choice for new 1.8V–5V designs demanding maximum I²C throughput.
Availability
24FC04-I/ST is available at Aetrix Electronics and suitable for industrial sensor nodes, medical device calibration storage, and automotive body control modules requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for 24FC04-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24FC04-I/ST belongs to Microchip's 24XX04 family of serial EEPROMs, engineered for reliable, low-power nonvolatile storage in space-constrained embedded systems where I²C simplicity and robustness are essential.
FAQ
What is the maximum I²C clock frequency supported by the 24FC04-I/ST?
The 24FC04-I/ST supports up to 1 MHz I²C clock frequency across its full 1.7V–5.5V supply range, as confirmed in Table 1-2 of DS20001708P. This exceeds the 400 kHz limit of 24AA04/24LC04B variants and enables faster configuration writes in time-sensitive applications. At VCC < 2.5V, the 24FC04-I/ST maintains 1 MHz operation - unlike 24AA04, which drops to 100 kHz below 2.5V.
Does the 24FC04-I/ST require external pull-up resistors on SDA and SCL lines?
Yes, the 24FC04-I/ST requires external pull-up resistors on both SDA and SCL lines because its I/O pins are open-drain. Microchip specifies 2 kΩ as typical for 1 MHz operation (DS20001708P, Section 2.2). Values must be adjusted based on bus capacitance and speed - lower resistance improves rise time but increases power consumption during low states.
How does hardware write-protection work on the 24FC04-I/ST?
Hardware write-protection on the 24FC04-I/ST is controlled by the WP pin: tying WP to VCC disables all write operations (including page and byte writes) while preserving read functionality. Tying WP to VSS enables full read/write access. No internal pull-up or pull-down exists, so the pin must be actively driven - floating WP is not recommended for production designs.
What is the endurance and data retention specification for the 24FC04-I/ST?
The 24FC04-I/ST guarantees 1,000,000 erase/write cycles and greater than 200 years of data retention at +25°C (DS20001708P, Features section and Table 1-1). These values are measured under specified conditions (5.5V, +25°C, page-mode writes) and represent minimum guaranteed performance - actual field life typically exceeds these figures under nominal operating conditions.
Is the 24FC04-I/ST pin-compatible with other 24XX04 family members in SOIC-8 package?
Yes, the 24FC04-I/ST is pin-compatible with 24AA04-I/ST and 24LC04B-I/ST in the SOIC-8 (SN) package, sharing identical pin assignments (VSS, SDA, SCL, WP, VCC, A0–A2) and footprint per Microchip drawing C04-057-SN. However, functional differences - especially 1 MHz vs. 400 kHz clock support and 1.7V minimum VCC - require verification in the target application before substitution.
24FC04-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
24FC04-I/ST FAQ
1.How can I place an order for 24FC04-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 24FC04-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24FC04-I/ST reliable?
The price and inventory of 24FC04-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24FC04-I/ST is usually 5 days.
3.What payment methods are accepted for 24FC04-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24FC04-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24FC04-I/ST?
24FC04-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24FC04-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24FC04-I/ST?
For technical support, including 24FC04-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24FC04-I/ST requirements.
6.How does Aetrix verify that 24FC04-I/ST is sourced from the original manufacturer or authorized distributors?
All 24FC04-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24FC04-I/ST meets industry standards.
7.What is the process for return or replacement of 24FC04-I/ST?
All 24FC04-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 24FC04-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24FC04-I/ST part is unused and in its original packaging.
Return procedure for 24FC04-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24FC04-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
