My Inquiry
My Account
Microchip Technology 24FC128T-I/ST
- Part No.:
- 24FC128T-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
24FC128T-I/ST.pdf
- Description:
- IC EEPROM 128KBIT I2C 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,663
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24FC128T-I/ST from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM with 1 MHz maximum clock frequency, 1.7V–5.5V supply range, and industrial temperature rating (–40°C to +85°C). It features 64-byte page write buffer, hardware write-protect (WP), Schmitt-trigger inputs, and supports up to eight devices on one bus. Used for nonvolatile parameter storage in embedded control systems.
For engineers reviewing the 24FC128T-I/ST datasheet, 24FC128T-I/ST pinout, 24FC128T-I/ST application, or 24FC128T-I/ST equivalent, key selection criteria include its 1 MHz I²C speed at VCC ≥ 2.5V, 5 ms max page write time, 1 µA standby current, and SOIC-8 (ST) package compatibility with standard PCB footprints.
Technical Context
The 24FC128T-I/ST implements a two-wire I²C interface with master-slave protocol compliance, supporting Standard (100 kHz), Fast (400 kHz), and Fast-Plus (1 MHz) modes depending on VCC. Its internal architecture includes a 64-byte page latch, address pointer, and HV generator for EEPROM programming.
It uses Schmitt-trigger inputs on SDA/SCL for noise immunity and slope-controlled outputs to suppress ground bounce. Write protection is implemented via dedicated WP pin sampled at Stop condition, enabling hardware-level array lock without firmware intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8), sufficient for storing configuration tables, calibration data, or firmware metadata in resource-constrained systems |
| Interface | I²C-compatible two-wire bus, compatible with standard microcontroller I²C peripherals without level-shifting at 1.7V–5.5V operation |
| Max clock frequency | 1 MHz at VCC ≥ 2.5V; enables faster parameter updates than 400 kHz alternatives in high-throughput applications |
| Page write buffer | 64 bytes, allowing burst writes within single physical page boundaries to minimize total write cycles and extend endurance |
| Write cycle time | 5 ms maximum per byte or page, defining minimum interval between successive write commands |
| Endurance & retention | 1 million erase/write cycles and >200 years data retention at 25°C, validated for long-life industrial deployments |
| Supply voltage | 1.7V–5.5V operation, supporting direct interface with 1.8V, 3.3V, and 5V logic domains without external regulators |
| Temperature grade | Industrial (–40°C to +85°C), qualified for use in motor controls, power supplies, and factory automation equipment |
Pinout & Package
24FC128T-I/ST is packaged in an 8-lead SOIC (ST) with 3.9 mm body width and standard JEDEC MS-012AC footprint. Pin 1 is marked by notch or dot; device orientation follows standard SOIC conventions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip address input | LSB of 3-bit slave address; hardwired to VSS/VCC to configure one of eight possible I²C addresses on shared bus |
| A1 | Chip address input | Middle bit of slave address; determines device select when cascading multiple 24FC128T-I/ST units |
| A2 | Chip address input | MSB of slave address; enables up to eight devices (or two in MSOP) on same I²C bus |
| VSS | Ground reference | Primary return path for all internal circuitry; must be low-impedance connection to system GND plane |
| SDA | Serial data I/O | Open-drain bidirectional line requiring external pull-up (2 kΩ typical for 1 MHz); carries address, command, and data |
| SCL | Serial clock input | Master-generated clock signal synchronizing all I²C transfers; Schmitt-trigger input rejects noise spikes |
| WP | Hardware write-protect | Active-high enable: tied to VCC blocks all writes while permitting unlimited reads; sampled only at Stop condition |
| VCC | Power supply | Single 1.7V–5.5V supply powering EEPROM core, interface logic, and charge pump; no separate VPP required |
Key Features
| Feature | Design Value |
|---|---|
| 1 MHz I²C support | Enables 2.5× faster parameter writes vs. 400 kHz EEPROMs, reducing host MCU wait time in real-time systems |
| 64-byte page buffer | Allows efficient bulk storage of sensor calibration sets or firmware update headers without repeated command overhead |
| Schmitt-trigger inputs | Provides ≥50 mV hysteresis on SDA/SCL, eliminating false triggering from EMI in noisy industrial environments |
| Hardware WP pin | Prevents accidental overwrites during power transients or firmware faults-no software dependency required |
| 1.7V minimum VCC | Supports direct integration with ultra-low-power MCUs (e.g., PIC16LF, MSP430) without voltage translation |
| RoHS-compliant SOIC-8 | Meets environmental regulations and enables automated reflow assembly using standard lead-free profiles |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Storing motor calibration coefficients, fault logs, and runtime parameters across power cycles in variable-frequency drives. IC Role / Device Role / Timing Role: Nonvolatile configuration store interfaced via I²C to ARM Cortex-M4 motion controller; accessed during boot and runtime. Use Value: Enables field-upgradable calibration without external flash; 1 MHz I²C speed reduces boot delay by 60% vs. legacy 400 kHz EEPROMs. | Use Scenario: Retaining tariff schedules, metering history, and cryptographic keys in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: Secure parameter vault with hardware WP pin preventing tampering during active billing periods. Use Value: 1 million write cycles ensure 20+ years of daily firmware updates; >200-year data retention meets utility-grade longevity requirements. |
| Medical Diagnostic Equipment | Automotive Body Control Module |
Use Scenario: Saving user preferences, sensor offsets, and diagnostic event timestamps in portable ultrasound devices. IC Role / Device Role / Timing Role: Low-voltage (1.8V) EEPROM interfaced to battery-powered SoC; retains settings during sleep mode. Use Value: 1 µA standby current extends battery life; 1.7V operation eliminates need for boost converter in 2-cell Li-ion systems. | Use Scenario: Storing seat position memory, mirror presets, and lighting profiles in Class D automotive modules. IC Role / Device Role / Timing Role: Industrial-temp EEPROM connected to CAN-to-I²C bridge MCU; survives under-hood thermal cycling. Use Value: –40°C to +85°C rating ensures reliability at engine bay mounting locations; AEC-Q100 qualification confirmed per family documentation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA128T-I/ST | Max I²C speed limited to 400 kHz; identical 1.7V–5.5V range and SOIC-8 package | Lower-speed systems where 1 MHz bandwidth is unnecessary; cost-sensitive designs with legacy timing budgets | Select when system clock budget allows 400 kHz I²C and absolute lowest unit cost is prioritized |
| AT24C128-10PU-2.7 | Max 1 MHz I²C but requires ≥2.7V VCC; different pinout (A0/A1/A2 positions swapped); not RoHS-compliant | Legacy industrial designs already using Atmel footprint; applications tolerant of higher minimum voltage | Choose only if existing PCB layout matches AT24C128 pin mapping and 2.7V minimum supply is guaranteed |
Compared with 24AA128T-I/ST, the 24FC128T-I/ST delivers 2.5× faster I²C throughput for parameter updates, while versus AT24C128-10PU-2.7 it offers broader voltage range, RoHS compliance, and verified Microchip interoperability-making it optimal for new designs targeting performance and regulatory alignment.
Availability
24FC128T-I/ST is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, and medical diagnostic equipment requiring stable component supply across multi-year production cycles.
Supply support for 24FC128T-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions for embedded applications.
The 24FC128 belongs to Microchip's 24XX128 family of I²C EEPROMs designed for reliable, low-power nonvolatile data storage in space- and power-constrained systems across industrial, automotive, and medical markets.
FAQ
What is the maximum I²C clock frequency supported by the 24FC128T-I/ST?
The 24FC128T-I/ST supports up to 1 MHz I²C clock frequency when VCC is 2.5V or higher. At VCC < 2.5V, maximum frequency drops to 400 kHz. This dual-speed capability allows backward compatibility with legacy 400 kHz systems while enabling faster writes in newer designs. The 24FC128T-I/ST datasheet specifies timing parameters including THIGH, TLOW, and TSU:DAT explicitly for both conditions.
Does the 24FC128T-I/ST require an external high-voltage programming supply?
No, the 24FC128T-I/ST does not require an external high-voltage supply. It integrates an internal charge pump that generates the necessary programming voltage from the standard 1.7V–5.5V VCC rail. All write operations-including byte and page writes-are executed using only the main power supply, simplifying board design and eliminating need for VPP pins or external voltage sources.
How many devices can be connected on the same I²C bus using the 24FC128T-I/ST?
Up to eight 24FC128T-I/ST devices can be connected on the same I²C bus using the A0, A1, and A2 address pins. Each pin configures one bit of the 3-bit chip address, yielding eight unique slave addresses (0x50–0x57). The 24FC128T-I/ST datasheet confirms this cascading capability and provides the full control byte format showing A2–A0 placement in the slave address field.
What is the function of the WP pin on the 24FC128T-I/ST?
The WP (Write-Protect) pin on the 24FC128T-I/ST is a hardware-level enable that disables all write operations when pulled high to VCC. When tied to VSS, writes are permitted. The pin is sampled only at the Stop condition of each write command, making it immune to transient glitches. This feature protects critical configuration data in the 24FC128T-I/ST from accidental overwrites during power-up or firmware errors.
Is the 24FC128T-I/ST RoHS compliant and qualified for automotive use?
The 24FC128T-I/ST is RoHS compliant per Microchip's official documentation. While the 24FC128 family is AEC-Q100 qualified at the device level, the specific 24FC128T-I/ST variant carries Industrial (I) temperature grade (–40°C to +85°C) and is not automotive-qualified. For AEC-Q100 applications, Microchip recommends the 24FC128T-E/ST or equivalent automotive-grade variants with extended temperature range.
24FC128T-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 400 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
24FC128T-I/ST FAQ
1.How can I place an order for 24FC128T-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 24FC128T-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24FC128T-I/ST reliable?
The price and inventory of 24FC128T-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24FC128T-I/ST is usually 5 days.
3.What payment methods are accepted for 24FC128T-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24FC128T-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24FC128T-I/ST?
24FC128T-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24FC128T-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24FC128T-I/ST?
For technical support, including 24FC128T-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24FC128T-I/ST requirements.
6.How does Aetrix verify that 24FC128T-I/ST is sourced from the original manufacturer or authorized distributors?
All 24FC128T-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24FC128T-I/ST meets industry standards.
7.What is the process for return or replacement of 24FC128T-I/ST?
All 24FC128T-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 24FC128T-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24FC128T-I/ST part is unused and in its original packaging.
Return procedure for 24FC128T-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24FC128T-I/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
