Microchip Technology 24LC01BH-E/P
- Part No.:
- 24LC01BH-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
24LC01BH-E/P.pdf
- Description:
- IC EEPROM 1KBIT I2C 400KHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC01BH-E/P from Microchip Technology Inc. is a 1 Kbit (128 × 8) I²C-compatible serial EEPROM designed for low-voltage embedded systems requiring nonvolatile data storage with hardware write protection. It operates from 2.5V to 5.5V, supports 400 kHz I²C clock rate, features half-array hardware write-protect (40h–7Fh), and delivers ≤1 μA standby current at industrial and automotive temperature ranges. It is commonly used in set-top boxes, smart meters, and industrial controllers for parameter retention and calibration storage.
For engineers reviewing the 24LC01BH-E/P datasheet, 24LC01BH-E/P pinout, 24LC01BH-E/P application, or 24LC01BH-E/P equivalent, this page provides verified technical context, validated pin functions across all package variants, confirmed I²C timing compliance (100/400 kHz), endurance (1M cycles), and real-world use-value of its Schmitt-trigger inputs and slope-controlled outputs for noise-immune bus operation in harsh environments.
Technical Context
The 24LC01BH-E/P implements a slave-only I²C interface with fixed 7-bit device address (1010xxx) and no internal address pins (A0–A2 are NC). Its memory array is organized as one contiguous 128-byte block with page-write capability (up to 8 bytes per write cycle) and hardware-based write-protection covering addresses 40h–7Fh when WP = VCC.
It integrates Schmitt-trigger inputs on SDA/SCL with ≥50 ns spike suppression and controlled output slew rate to minimize ground bounce. Internal voltage threshold detection disables write logic below 1.5V, and ACK polling enables precise write-cycle completion detection without fixed delays.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8 bits), single-block organization - supports compact firmware parameter storage without bank switching. |
| VCC Range | 2.5V to 5.5V - compatible with 3.3V and 5V systems; not functional below 2.5V (unlike 24AA01H). |
| I²C Speed | Up to 400 kHz (≥2.5V); 100 kHz only if VCC <2.5V - ensures interoperability with standard and fast-mode I²C masters. |
| Write Cycle Time | 5 ms max (byte or page) - defines minimum inter-write interval; typical page write completes in 3 ms. |
| Endurance & Retention | 1 million erase/write cycles; >200 years data retention - suitable for field-deployed devices requiring long-term reliability. |
| Temperature Range | −40°C to +125°C (Automotive grade E) - qualified for under-hood, powertrain, and industrial control environments. |
| Standby Current | ≤1 μA at VCC = 5.5V, TA = −40°C to +125°C - enables ultra-low-power operation in battery-backed or energy-harvesting systems. |
Pinout & Package
24LC01BH-E/P is supplied in an 8-lead PDIP (300 mil) package with through-hole mounting. Pin 1 is A0 (NC), Pin 4 is VSS (GND), Pin 5 is SDA (open-drain bidirectional I/O), Pin 6 is SCL (input clock), Pin 7 is WP (digital write-protect input), and Pin 8 is VCC (2.5–5.5V supply). A1 and A2 are unconnected; all three address pins may be left floating or tied to VSS/VCC without effect.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0, A1, A2 | No-connect (NC) | Internally unconnected; no impact on addressing or functionality - simplifies PCB layout and eliminates external pull-up/down requirements. |
| VSS | Ground reference | Return path for all internal circuitry; must be low-impedance to support noise-suppressed I²C signaling. |
| SDA | Bidirectional open-drain I/O | Carries I²C address/data; requires external pull-up (2 kΩ @ 400 kHz); Schmitt trigger enables robust noise immunity. |
| SCL | Clock input | Synchronizes all I²C transfers; Schmitt trigger and 50 ns spike filter prevent false edge triggering in noisy environments. |
| WP | Digital write-protect enable | High = protect addresses 40h–7Fh (read-only); low = full array read/write - provides hardware-level security for critical configuration data. |
| VCC | Power supply | 2.5–5.5V operation; internal UVLO disables writes below ~1.5V - prevents corruption during brown-out conditions. |
Key Features
| Feature | Design Value |
|---|---|
| Half-array hardware write-protect | WP pin directly gates write access to upper 64 bytes (40h–7Fh), enabling secure storage of factory calibration or security keys without software overhead. |
| Schmitt-trigger inputs with 50 ns spike suppression | Eliminates need for external RC filtering on SDA/SCL lines - reduces BOM count and improves signal integrity in electrically noisy applications like motor drives. |
| Output slope control | Controls SDA fall time to suppress ground bounce during high-speed switching - avoids system-level reset or communication errors in mixed-signal PCBs. |
| ACK polling support | Allows host MCU to detect write completion in <5 ms without fixed delay loops - maximizes I²C bus utilization in time-critical firmware. |
| Pb-free and RoHS-compliant packaging | Meets global environmental regulations; PDIP package supports legacy through-hole assembly and rework-friendly prototyping. |
Applications
| Smart Energy Meters | Industrial PLC Modules |
|---|---|
|
Use Scenario: Storing tariff schedules, meter calibration constants, and tamper-event logs across power outages. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with hardware write-protect for regulatory compliance data. Use Value: Prevents unauthorized modification of billing parameters via WP pin tied to secure logic level; 1M endurance supports 10+ years of daily updates. |
Use Scenario: Retaining I/O mapping tables, PID tuning coefficients, and firmware update flags in programmable logic controllers. IC Role / Device Role / Timing Role: I²C slave EEPROM interfacing with ARM Cortex-M host MCU for persistent state recovery after cold boot. Use Value: 400 kHz I²C speed enables sub-100 μs parameter reads; −40°C to +125°C rating ensures operation inside sealed control cabinets. |
| Automotive Body Control Units | Medical Diagnostic Equipment |
|
Use Scenario: Saving seat/mirror position presets, lighting profiles, and fault-code history in vehicle ECUs. IC Role / Device Role / Timing Role: Automotive-grade (E-temp) serial EEPROM with hardware write-protect for safety-critical configuration data. Use Value: WP = VCC locks upper memory block against accidental overwrites during CAN/LIN firmware updates; >200-year data retention meets OEM longevity requirements. |
Use Scenario: Storing sensor calibration offsets, user preferences, and audit trail timestamps in portable diagnostic tools. IC Role / Device Role / Timing Role: Low-power I²C EEPROM supporting battery-operated handheld devices with infrequent but critical data writes. Use Value: ≤1 μA standby current extends battery life between calibrations; Schmitt-trigger inputs reject EMI from adjacent RF circuits during wireless data transmission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA01H-I/P | Lower VCC min (1.7V), same 1 Kbit size and pinout, but rated only for Industrial (−40°C to +85°C) temp range. | Preferred for battery-powered 1.8V systems where automotive temp rating is unnecessary. | Select 24AA01H-I/P only if operating voltage drops below 2.5V; otherwise 24LC01BH-E/P offers broader temperature qualification. |
| AT24C01D-SSHM-T | Same 1 Kbit capacity, 1.7–5.5V VCC, 400 kHz I²C, but uses different write-protect scheme (software-configurable block lock) and lacks slope control. | Suitable for cost-sensitive consumer designs where hardware WP is not required and ESD tolerance (2.5 kV vs. 4 kV) is acceptable. | Choose AT24C01D-SSHM-T for price-driven volume production; retain 24LC01BH-E/P when automotive qualification, 4 kV ESD, or analog-noise immunity is mandatory. |
Compared with 24AA01H-I/P and AT24C01D-SSHM-T, the 24LC01BH-E/P uniquely combines automotive temperature rating, hardware half-array write-protect, and integrated noise suppression - making it the only option qualified for safety-critical, high-reliability embedded storage where deterministic protection and EMI resilience are design requirements.
Availability
24LC01BH-E/P is available at Aetrix Electronics and suitable for smart energy meters, industrial PLC modules, automotive body control units, and medical diagnostic equipment requiring stable component supply across extended temperature and long product lifecycles.
Supply support for 24LC01BH-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 24LC01BH belongs to Microchip's serial EEPROM product line, engineered specifically for reliable, low-power, I²C-based nonvolatile storage in automotive, industrial, and communications applications demanding extended temperature operation and hardware-level data integrity.
FAQ
What is the minimum operating voltage for the 24LC01BH-E/P?
The 24LC01BH-E/P requires a minimum VCC of 2.5V for guaranteed operation - unlike the 24AA01H variant which supports down to 1.7V. Below 2.5V, the device may fail to respond to I²C commands or complete write cycles reliably. This specification is explicitly defined in the Device Selection Table and Electrical Characteristics section of the DS22104A datasheet.
Does the 24LC01BH-E/P support page writes, and what is the maximum page size?
Yes, the 24LC01BH-E/P supports page writes of up to 8 bytes per transaction. The internal page buffer is 8 bytes wide, and attempting to write more than 8 bytes before issuing a STOP condition causes address wraparound within the same physical page. This behavior is documented in Section 5.2 (Page Write) and Figure 5-2 of the DS22104A datasheet.
How does the WP pin function on the 24LC01BH-E/P?
When WP is tied to VCC, the 24LC01BH-E/P hardware write-protects memory addresses 40h–7Fh (upper 64 bytes), allowing only read access to that region. When WP is tied to VSS or left floating, full read/write access to the entire 128-byte array is enabled. This is a hardwired feature - no software configuration is required, as confirmed in Section 2.4 and Section 7.0 of DS22104A.
Is the 24LC01BH-E/P pin-compatible with other 8-pin Microchip EEPROMs like the 24LC02B?
No, the 24LC01BH-E/P is not pin-compatible with the 24LC02B. While both use 8-pin PDIP packages, the 24LC02B has functional A0/A1 pins for device addressing, whereas A0/A1/A2 on the 24LC01BH-E/P are no-connect. Swapping them would result in incorrect I²C addressing and failed communication - verified by comparing Pin Function Tables in DS22104A (24LC01BH) and DS21189 (24LC02B).
What is the endurance rating of the 24LC01BH-E/P, and how is it validated?
The 24LC01BH-E/P is rated for more than 1 million erase/write cycles per memory location, with data retention exceeding 200 years at +25°C. This endurance value is ensured by characterization (not 100% tested per unit) and specified in Table 1-2, Note 4 of DS22104A. It reflects worst-case conditions at 25°C and 5.5V, and actual field performance typically exceeds this under normal operating voltages and temperatures.
24LC01BH-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
24LC01BH-E/P FAQ
1.How can I place an order for 24LC01BH-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC01BH-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC01BH-E/P reliable?
The price and inventory of 24LC01BH-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC01BH-E/P is usually 5 days.
3.What payment methods are accepted for 24LC01BH-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC01BH-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC01BH-E/P?
24LC01BH-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC01BH-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC01BH-E/P?
For technical support, including 24LC01BH-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC01BH-E/P requirements.
6.How does Aetrix verify that 24LC01BH-E/P is sourced from the original manufacturer or authorized distributors?
All 24LC01BH-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC01BH-E/P meets industry standards.
7.What is the process for return or replacement of 24LC01BH-E/P?
All 24LC01BH-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 24LC01BH-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC01BH-E/P part is unused and in its original packaging.
Return procedure for 24LC01BH-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC01BH-E/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

