Microchip Technology 24LC01BH-I/P
- Part No.:
- 24LC01BH-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
24LC01BH-I/P.pdf
- Description:
- IC EEPROM 1KBIT I2C 400KHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,531
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC01BH-I/P from Microchip Technology Inc. is a 1 Kbit (128 × 8) I²C-compatible serial EEPROM designed for low-voltage embedded systems requiring nonvolatile configuration storage. It operates from 2.5V to 5.5V, supports 400 kHz I²C clock rate, features hardware write-protect for the upper half-array (40h–7Fh), and delivers 1 μA max standby current at industrial temperature (−40°C to +85°C). It is commonly used in power supply calibration data retention and sensor module parameter storage.
For engineers reviewing the 24LC01BH-I/P datasheet, 24LC01BH-I/P pinout, 24LC01BH-I/P application, or 24LC01BH-I/P equivalent, this page provides verified electrical parameters, package-specific terminal mapping, real-world use cases, and validated alternative parts for design-in flexibility and supply continuity.
Technical Context
The 24LC01BH-I/P implements a slave-only I²C interface with fixed 7-bit device address (1010xxx), where the three A0–A2 pins are unconnected and may be left floating or tied to VSS/VCC without functional impact. Its internal architecture includes an 8-byte page buffer, address pointer auto-increment logic, and Schmitt-triggered SDA/SCL inputs with 50 ns spike filtering.
Write protection is implemented via the WP pin: when pulled high, it disables writes to addresses 40h–7Fh while permitting full read access; no external hardware or firmware configuration is required. The device uses on-chip charge pump for EEPROM programming and incorporates VCC threshold detection to inhibit writes below 1.5V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8-bit array), organized as single block - enables compact firmware parameter storage without memory management overhead |
| VCC operating range | 2.5V to 5.5V - compatible with standard 3.3V and 5V logic rails; not rated for sub-2.5V operation |
| I²C speed | Up to 400 kHz (at VCC ≥ 2.5V) - supports fast configuration loading in real-time systems |
| Page write time | 3 ms typical - defines minimum inter-write interval for burst programming of up to 8 bytes |
| Endurance | 1 million erase/write cycles - ensures long-term reliability in field-updatable devices |
| Data retention | Greater than 200 years - guarantees persistent storage across product lifecycle without refresh |
| Standby current | 1 μA maximum at −40°C to +85°C - critical for battery-powered IoT endpoints and energy-harvesting nodes |
Pinout & Package
24LC01BH-I/P is supplied in an 8-lead PDIP (Plastic Dual In-Line Package) with 300 mil body width. Pin 1 is marked by a notch or dot; leads are numbered counter-clockwise from the notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address input | No internal connection - may be left floating, tied to VSS, or tied to VCC without affecting device function or I²C address |
| A1 | Address input | No internal connection - unused; does not contribute to slave address selection |
| A2 | Address input | No internal connection - irrelevant for 24LC01BH addressing; all variants use fixed 1010xxx address |
| VSS | Ground reference | Primary return path for all internal circuitry; must be connected to system ground plane |
| SDA | Serial data I/O | Open-drain bidirectional bus line requiring external pull-up (2 kΩ typical for 400 kHz); carries address, command, and data |
| SCL | Serial clock input | Master-generated clock synchronizing all I²C transfers; Schmitt-triggered for noise immunity |
| WP | Write-protect control | Logic-high disables writes to upper half-array (40h–7Fh); logic-low enables full read/write access |
| VCC | Power supply | 2.5V–5.5V DC input; powers EEPROM core, interface logic, and internal charge pump |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs on SDA/SCL | 50 ns spike suppression and 0.05×VCC hysteresis - eliminates false triggering on noisy industrial buses |
| Hardware write-protect | Dedicated WP pin enabling selective lock of 512 bits (40h–7Fh) - prevents accidental overwrites of critical calibration data |
| Page write capability | 8-byte buffer allows atomic multi-byte updates - reduces I²C transaction count and improves write efficiency |
| Low-power operation | 1 μA max standby current and 1 mA max active read current - extends battery life in portable instrumentation |
| ESD robustness | >4,000 V HBM - enhances manufacturing yield and field reliability in handling-sensitive environments |
Applications
| Power Supply Calibration Storage | Industrial Sensor Module Configuration |
|---|---|
|
Use Scenario: Storing factory-trimmed voltage/current offset and gain coefficients in AC/DC power supplies. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during power-up initialization via I²C. Use Value: Enables one-time calibration with guaranteed 200-year data retention and immunity to brownout-induced corruption. |
Use Scenario: Holding sensor linearization tables and unit-specific scaling factors in RS-485-connected temperature transmitters. IC Role / Device Role / Timing Role: Slave-configurable memory mapped into host microcontroller's I²C address space. Use Value: Supports field reconfiguration without firmware update; WP pin prevents accidental overwrite during commissioning. |
| Embedded System Bootloader Settings | Consumer Appliance User Preference Storage |
|
Use Scenario: Saving boot mode selection (e.g., safe mode vs. normal mode), firmware version flags, and watchdog timeout values. IC Role / Device Role / Timing Role: Persistent configuration store accessed early in boot sequence before main application starts. Use Value: Ensures deterministic startup behavior across power cycles; 1 μA standby draw minimizes quiescent power impact. |
Use Scenario: Retaining user-selected display brightness, language, and timer presets in smart home appliances. IC Role / Device Role / Timing Role: Low-speed I²C peripheral interfaced to 8-bit MCU for infrequent but reliable parameter writes. Use Value: Withstands >1M write cycles - exceeds typical appliance lifetime usage by 100×, eliminating wear-out concerns. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA01H-I/P | Lower VCC min (1.7V), same 1 Kbit density and pinout - but lacks automotive temp grade option | Preferred for battery-powered devices operating down to 1.8V; not qualified for extended temperature ranges | Select when sub-2.5V operation is required and industrial temp suffices |
| AT24C01D-SSHM-T | Same 1 Kbit, 2.5–5.5V, I²C-compatible; offers 1 MHz max clock and enhanced ESD (6 kV) | Better suited for high-noise factory automation buses due to higher ESD rating and faster timing | Choose when 1 MHz I²C support or superior noise immunity is needed; verify WP functionality matches |
Compared with 24LC01BH-I/P, the 24AA01H-I/P enables lower-voltage operation but sacrifices automotive qualification, while the AT24C01D-SSHM-T adds speed and ESD margin at the cost of different manufacturer-specific timing tolerances and write-protect behavior.
Availability
24LC01BH-I/P is available at Aetrix Electronics and suitable for industrial sensor modules, power supply calibration systems, and embedded bootloader configuration storage requiring stable component supply across production lifecycles.
Supply support for 24LC01BH-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC01BH belongs to Microchip's serial EEPROM product line, engineered specifically for reliable, low-power, I²C-based nonvolatile data storage in space-constrained industrial and consumer applications.
FAQ
What is the minimum VCC required for reliable operation of the 24LC01BH-I/P?
The 24LC01BH-I/P requires a minimum VCC of 2.5V for full specification compliance, including 400 kHz I²C operation and guaranteed write functionality. Operation below 2.5V is not supported - unlike the 24AA01H variant, which supports down to 1.7V. The device includes a VCC threshold detector that disables internal write logic below ~1.5V to prevent data corruption.
Can the A0, A1, and A2 pins of the 24LC01BH-I/P be left unconnected?
Yes - the A0, A1, and A2 pins of the 24LC01BH-I/P have no internal connection and serve no functional purpose. They may be left floating, tied to VSS, or tied to VCC without altering device behavior or I²C address. This simplifies PCB layout and eliminates need for external pull-up/down resistors on these pins.
How does the WP pin protect memory in the 24LC01BH-I/P?
When the WP pin of the 24LC01BH-I/P is driven high (VCC), writes to memory addresses 40h through 7Fh are inhibited; reads remain fully enabled. Writes to addresses 00h–3Fh are unaffected. When WP is low (VSS), full read/write access to the entire 128-byte array is permitted. No software command is needed - protection is purely hardware-level and immediate.
What is the maximum number of bytes that can be written in a single page write cycle for the 24LC01BH-I/P?
The 24LC01BH-I/P supports a page write buffer of 8 bytes. A single page write operation can program up to 8 consecutive bytes within the same physical page boundary (i.e., addresses aligned to 0–7, 8–15, ..., 120–127). Attempting to cross a page boundary causes wraparound within the current page - so proper firmware alignment is required to avoid unintended overwrites.
Is the 24LC01BH-I/P RoHS compliant and lead-free?
Yes - the 24LC01BH-I/P is Pb-free and RoHS compliant per Microchip's DS22104A documentation. The "P" suffix in the part number denotes the 8-lead PDIP package, and all standard packaging options for this device meet JEDEC J-STD-609 Category 1 matte tin finish requirements. Full compliance documentation is available in Microchip's Pb-free conversion notices.
24LC01BH-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
24LC01BH-I/P FAQ
1.How can I place an order for 24LC01BH-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC01BH-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC01BH-I/P reliable?
The price and inventory of 24LC01BH-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC01BH-I/P is usually 5 days.
3.What payment methods are accepted for 24LC01BH-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC01BH-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC01BH-I/P?
24LC01BH-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC01BH-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC01BH-I/P?
For technical support, including 24LC01BH-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC01BH-I/P requirements.
6.How does Aetrix verify that 24LC01BH-I/P is sourced from the original manufacturer or authorized distributors?
All 24LC01BH-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC01BH-I/P meets industry standards.
7.What is the process for return or replacement of 24LC01BH-I/P?
All 24LC01BH-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 24LC01BH-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC01BH-I/P part is unused and in its original packaging.
Return procedure for 24LC01BH-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC01BH-I/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

