Microchip Technology 24LC01BT-E/LT
- Part No.:
- 24LC01BT-E/LT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
24LC01BT-E/LT.pdf
- Description:
- IC EEPROM 1KBIT I2C SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:11,263
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC01BT-E/LT from Microchip Technology Inc. is a 1 Kbit I²C-compatible serial EEPROM organized as 128 × 8-bit memory with hardware write-protection, 8-byte page buffer, and operation down to 2.5V. It supports 400 kHz clock frequency, features Schmitt-trigger inputs and slope-controlled outputs, and is qualified for extended temperature range (–40°C to +125°C) in SC-70 package. Used for configuration storage in space-constrained industrial sensors.
For engineers reviewing the 24LC01BT-E/LT datasheet, 24LC01BT-E/LT pinout, 24LC01BT-E/LT application, or 24LC01BT-E/LT equivalent, key selection criteria include VCC min (2.5V), E-temp rating, SC-70 footprint compatibility, I²C timing compliance at 400 kHz, and WP-enabled hardware lock for critical firmware parameters.
Technical Context
The 24LC01BT-E/LT implements a 2-wire I²C interface with fixed 7-bit client address (1010xxx) and R/W bit control. Its internal architecture includes an 8-byte page latch, EEPROM array with >1 million endurance cycles, and HV generator for erase/write operations - all managed by on-chip memory control logic without external high-voltage supply.
It uses open-drain SDA/SCL with integrated Schmitt triggers and input filtering (50 ns spike suppression), enabling robust operation on noisy buses. Write protection is implemented via dedicated WP pin tied to VCC to inhibit all writes across the full 00h–7Fh address space while permitting unrestricted reads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit), sufficient for small configuration tables or calibration data in microcontroller-based systems. |
| VCC Range | 2.5V to 5.5V - requires minimum 2.5V supply, excluding low-voltage variants like 24AA01. |
| Max Clock Frequency | 400 kHz - supports standard-mode I²C; not rated for 1 MHz (reserved for 24FC01). |
| Page Write Buffer | 8 bytes - enables burst writes within one physical page boundary (00h–07h, 08h–0Fh, etc.) without intermediate stops. |
| Write Cycle Time | 5 ms maximum - defines worst-case latency before next command can be issued; ACK polling required for synchronization. |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention - validated at 25°C/5.5V, suitable for infrequent but mission-critical updates. |
| Temp Range | –40°C to +125°C (Extended grade) - qualified for under-hood automotive or industrial edge nodes. |
| ESD Protection | >4,000V HBM - meets IEC 61000-4-2 Level 2 for system-level transient immunity. |
Pinout & Package
5-Lead SC-70 (LT) package: compact 2.0 mm × 1.25 mm footprint with 0.65 mm pitch, optimized for high-density PCB layouts. Exposed pad optional; no internal connection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SCL | Serial Clock Input | Asynchronous master-generated clock synchronizing all I²C transfers; Schmitt-triggered for noise immunity. |
| Vss | Ground Reference | Return path for all internal circuitry and I/O; must be low-impedance to minimize ground bounce during SDA transitions. |
| SDA | Bidirectional Data I/O | Open-drain node requiring external pull-up; carries address, data, and ACK/NACK signals per I²C protocol. |
| WP | Hardware Write-Protect Input | Logic-high (VCC) disables all write operations globally; no software override - ensures tamper-resistant parameter locking. |
| Vcc | Power Supply | 2.5V–5.5V supply powering EEPROM core, interface logic, and charge pump; decoupling capacitor mandatory near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Write-Protection | Physically disables all write commands when WP = VCC - prevents accidental or malicious overwrites of boot configuration or security keys. |
| 8-Byte Page Write Buffer | Reduces I²C bus occupancy by allowing up to 8 sequential byte writes per Stop condition - improves throughput in parameter batch updates. |
| Schmitt Trigger Inputs | Provides 50 mV hysteresis (0.05×VCC) on SDA/SCL - rejects sub-50 ns noise spikes common in motor-driven or switching-power environments. |
| Self-Timed Erase/Write Cycle | Eliminates need for external timing control or status polling beyond ACK polling - simplifies host firmware and reduces CPU overhead. |
| Extended Temperature Rating | Validated operation from –40°C to +125°C - supports deployment in automotive engine control units or industrial PLC modules without derating. |
| Low Standby Current | ≤1 µA at I-temp, ≤5 µA at E-temp - enables always-on storage in battery-powered IoT endpoints with multi-year shelf life. |
Applications
| Industrial Sensor Calibration | Automotive Body Control Module |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for MEMS pressure sensors in HVAC controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed once at power-up; I²C read completes in <100 µs. Use Value: Eliminates external trim pots and manual calibration; enables field-replaceable sensor modules with pre-programmed compensation data. | Use Scenario: Holding door-lock actuator fault history and window position limits in vehicle body computers. IC Role / Device Role / Timing Role: Write-once event logger with WP pin hardwired to VCC after initial programming - prevents runtime corruption. Use Value: Meets ISO 16750-4 vibration and thermal shock requirements; retains data through 100,000+ ignition cycles. |
| Medical Infusion Pump Settings | Smart Energy Meter Firmware Patch |
Use Scenario: Securing drug library metadata and clinician-defined dosage limits in Class II medical devices. IC Role / Device Role / Timing Role: Read-only memory during normal operation; write access enabled only during authenticated service mode. Use Value: WP pin provides hardware-enforced write disable - satisfies IEC 62304 SW safety requirement for immutable operational parameters. | Use Scenario: Storing delta patches for meter firmware upgrades delivered over PLC or RF links. IC Role / Device Role / Timing Role: Sequential write buffer accepts 8-byte encrypted patch segments; ACK polling confirms completion before next segment. Use Value: 5 ms max write time enables sub-100 ms patch application; >1M endurance supports lifetime field updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA01T-I/LT | Lower VCC min (1.7V), same SC-70 package and pinout; rated only for I-temp (–40°C to +85°C). | Not qualified for extended temperature environments; unsuitable for under-hood or outdoor industrial use. | Select when operating voltage may dip below 2.5V and ambient temperature stays ≤85°C. |
| 24FC01T-E/LT | Supports 1 MHz I²C, 1.7V–5.5V VCC, same SC-70 package; identical pinout and WP functionality. | Enables faster configuration loading in high-throughput systems; requires timing validation at 1 MHz. | Select when bus speed >400 kHz is required and full 1.7V–5.5V range is needed across E-temp. |
Compared with 24LC01BT-E/LT, the 24AA01T-I/LT trades extended temperature support for lower-voltage operation, while the 24FC01T-E/LT adds 1 MHz capability at identical package and protection features - both retain the same 1 Kbit density and hardware WP pin behavior.
Availability
24LC01BT-E/LT is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive body control modules, medical infusion pump settings, and smart energy meter firmware patch storage requiring stable component supply across extended temperature ranges.
Supply support for 24LC01BT-E/LT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC01B family targets cost-sensitive, space-constrained embedded systems needing reliable nonvolatile storage with minimal external components and guaranteed write-protection - especially where extended temperature operation is mandatory.
FAQ
What is the minimum supply voltage required for reliable operation of the 24LC01BT-E/LT?
The 24LC01BT-E/LT requires a minimum VCC of 2.5V for guaranteed operation across its full extended temperature range (–40°C to +125°C). Below 2.5V, timing margins degrade and write cycles may fail; this distinguishes it from the 24AA01 (1.7V min) and confirms its role in higher-voltage industrial designs. The 24LC01BT-E/LT datasheet specifies DC characteristics only for VCC ≥2.5V in E-temp conditions.
Does the 24LC01BT-E/LT support 1 MHz I²C communication?
No, the 24LC01BT-E/LT is rated for a maximum clock frequency of 400 kHz under all specified conditions. The 1 MHz capability is exclusive to the 24FC01 variant. Attempting 1 MHz operation on the 24LC01BT-E/LT violates AC specifications - THIGH and TLOW timing limits would be violated, causing communication failures or data corruption.
How does the WP pin function on the 24LC01BT-E/LT, and what happens when it is left floating?
On the 24LC01BT-E/LT, the WP pin must be actively driven to either VSS (enable writes) or VCC (disable all writes). Leaving WP floating is undefined and risks partial or intermittent write protection due to noise coupling - Microchip explicitly states WP "must be connected" and does not guarantee behavior in floating state. For fail-safe operation, tie WP directly to VCC if write protection is required.
What is the physical page size of the 24LC01BT-E/LT, and why does it matter for page writes?
The 24LC01BT-E/LT has an 8-byte physical page size (addresses 00h–07h, 08h–0Fh, etc.). Page writes crossing a boundary (e.g., writing 8 bytes starting at 07h) wrap around to the start of the same page instead of advancing to the next - overwriting earlier bytes. This requires firmware to align page writes to modulo-8 addresses, making the 24LC01BT-E/LT's page buffer behavior deterministic but layout-sensitive.
Is the 24LC01BT-E/LT AEC-Q100 qualified, and which stress test grades apply?
Yes, the 24LC01BT-E/LT is AEC-Q100 qualified for Grade 1 (–40°C to +125°C), matching its extended temperature rating. Qualification includes accelerated environmental stress tests (HTOL, TC, UHST, etc.) per Rev G requirements. This certification is documented in Microchip's official AEC-Q100 reports for the 24LC01B family and applies specifically to E-temp variants including the 24LC01BT-E/LT.
24LC01BT-E/LT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 3.5 µs
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
24LC01BT-E/LT FAQ
1.How can I place an order for 24LC01BT-E/LT through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC01BT-E/LT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC01BT-E/LT reliable?
The price and inventory of 24LC01BT-E/LT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC01BT-E/LT is usually 5 days.
3.What payment methods are accepted for 24LC01BT-E/LT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC01BT-E/LT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC01BT-E/LT?
24LC01BT-E/LT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC01BT-E/LT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC01BT-E/LT?
For technical support, including 24LC01BT-E/LT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC01BT-E/LT requirements.
6.How does Aetrix verify that 24LC01BT-E/LT is sourced from the original manufacturer or authorized distributors?
All 24LC01BT-E/LT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC01BT-E/LT meets industry standards.
7.What is the process for return or replacement of 24LC01BT-E/LT?
All 24LC01BT-E/LT units undergo pre-shipment inspection (PSI). If there is an issue with 24LC01BT-E/LT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC01BT-E/LT part is unused and in its original packaging.
Return procedure for 24LC01BT-E/LT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC01BT-E/LT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

