Microchip Technology 24LC01BT-I/ST
- Part No.:
- 24LC01BT-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
24LC01BT-I/ST.pdf
- Description:
- IC EEPROM 1KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,740
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC01BT-I/ST from Microchip Technology Inc. is a 1 Kbit I²C-compatible serial EEPROM organized as 128 × 8-bit memory with hardware write-protection, 8-byte page buffer, and operation down to 2.5V. It supports 400 kHz clock frequency, delivers ≤1 mA active current and ≤1 µA standby current (I-temp), and is rated for -40°C to +85°C industrial use in embedded control and sensor calibration storage.
For engineers reviewing the 24LC01BT-I/ST datasheet, 24LC01BT-I/ST pinout, 24LC01BT-I/ST application, or 24LC01BT-I/ST equivalent, this page provides verified package mapping (SOIC-8), confirmed I²C timing compliance (THD:STA ≥600 ns, TAA ≤900 ns at 2.5–5.5V), endurance (1M cycles), data retention (>200 years), and WP-controlled full-array protection - all validated per DS20001711M.
Technical Context
The 24LC01BT-I/ST implements a 2-wire I²C interface with Schmitt-trigger inputs and slope-controlled outputs to suppress noise and eliminate ground bounce. Its internal address pointer enables current-address, random, and sequential read modes, while the 8-byte page write buffer allows burst writes within a single physical page boundary (00–07, 08–0F, ..., 78–7F).
Write protection is implemented via the dedicated WP pin: tied to VSS for full read/write access, tied to VCC to inhibit all writes across the entire 128-byte array (00–7F). The device uses an on-chip HV generator for EEPROM programming and features acknowledge polling to detect write cycle completion without fixed delay timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit) - fits small configuration data, calibration coefficients, or boot parameters in space-constrained designs. |
| Interface | I²C (2-wire serial) - compatible with standard microcontroller I²C peripherals; no additional protocol translation required. |
| Max Clock Frequency | 400 kHz at VCC = 2.5–5.5V - supports medium-speed system bus integration without timing margin violations. |
| Page Write Buffer | 8 bytes - enables efficient multi-byte updates with single Stop condition, reducing bus occupancy vs. byte-write mode. |
| Write Cycle Time | 5 ms maximum (byte or page) - defines worst-case latency before next bus transaction; mitigated via ACK polling. |
| Endurance & Retention | 1,000,000 erase/write cycles; >200 years data retention - suitable for field-deployed devices requiring long-term reliability. |
| Supply Voltage Range | 2.5V to 5.5V - compatible with 3.3V and 5V logic domains; excludes sub-2.5V operation unlike 24AA01/24FC01 variants. |
| Temperature Range | -40°C to +85°C (Industrial) - qualified for automotive under-hood, industrial PLC, and outdoor equipment environments. |
Pinout & Package
24LC01BT-I/ST is supplied in an 8-lead SOIC (Small Outline Integrated Circuit) package, 3.90 mm body width, with gull-wing leads and standard JEDEC MS-012AC footprint. Pin 1 is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection; may be left floating or tied to VSS/VCC - no effect on device addressing (client address fixed to 1010xxxR/W). |
| A1 | Address Input | No internal connection; same treatment as A0 - simplifies PCB layout with unused pins. |
| A2 | Address Input | No internal connection; identical to A0/A1 - eliminates need for external pull-up/down resistors. |
| VSS | Ground | Reference return path for all internal circuitry; must be low-impedance connection to system ground plane. |
| SDA | Serial Data I/O | Open-drain bidirectional line; requires external pull-up resistor (2 kΩ typical for 400 kHz); carries address, data, and ACK/NACK signals. |
| SCL | Serial Clock Input | Input-only clock line driven by host controller; synchronizes all data transfers; Schmitt-trigger input rejects noise. |
| WP | Write-Protect Control | Logic-level input: VSS enables full read/write; VCC disables all writes (00–7F protected) while allowing reads - critical for firmware-safe configuration storage. |
| VCC | Power Supply | 2.5–5.5V supply input; decoupling capacitor (0.1 µF ceramic) required near pin for stable operation during write cycles. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt Trigger Inputs | Input hysteresis ≥0.05×VCC - rejects high-frequency noise on SDA/SCL lines in electrically noisy industrial environments. |
| Output Slope Control | Controlled rise/fall times (TR/TF ≤300 ns) - prevents ground bounce and EMI during signal transitions. |
| Hardware Write-Protection | Single-pin (WP) full-array lock - eliminates software vulnerability; protects calibration data during firmware updates or resets. |
| Page Write Capability | 8-byte buffer with automatic address increment - reduces I²C bus overhead by up to 87% vs. eight separate byte writes. |
| ESD Protection | ≥4,000V HBM - enhances robustness during handling and board assembly without external TVS diodes. |
| Low-Power Operation | 1 µA max standby current (I-temp) - extends battery life in always-on sensor nodes or backup power systems. |
Applications
| Smart Sensor Calibration Storage | Industrial PLC Configuration Memory |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients and temperature compensation tables in MEMS pressure or humidity sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at power-up or during self-test; I²C read initiated by MCU after POR delay. Use Value: Enables plug-and-play sensor replacement without field recalibration; WP pin prevents accidental overwrites during firmware updates. | Use Scenario: Retaining user-defined I/O mapping, alarm thresholds, and communication settings across power cycles in DIN-rail mounted PLCs. IC Role / Device Role / Timing Role: Persistent parameter store updated only during commissioning or maintenance; accessed via isolated I²C bus. Use Value: Eliminates need for supercapacitor-backed RAM; 1M-cycle endurance supports decades of reconfiguration in industrial automation. |
| Consumer Appliance Settings Backup | Automotive Body Control Module (BCM) |
Use Scenario: Saving user preferences (e.g., display brightness, timer presets, language selection) in washing machines and HVAC controllers. IC Role / Device Role / Timing Role: Low-speed I²C slave storing <128 bytes of persistent UI state; accessed during boot or menu navigation. Use Value: 2.5V minimum VCC ensures reliable operation during brown-out conditions; SOIC-8 simplifies hand-soldering in cost-sensitive white goods. | Use Scenario: Storing seat position memory, mirror fold/unfold settings, and lighting profiles in 12V automotive BCMs. IC Role / Device Role / Timing Role: AEC-Q100 qualified EEPROM interfaced to 3.3V domain MCU via level-shifted I²C; WP tied to ignition-switched rail. Use Value: Industrial temperature range (-40°C to +85°C) and 200-year data retention meet OEM longevity requirements; no external write-enable logic needed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA01T-I/ST | Lower VCC min (1.7V), same 1 Kbit size and SOIC-8 package; 400 kHz max (100 kHz below 2.5V). | Supports battery-powered or energy-harvesting systems operating below 2.5V; not suitable for strict 2.5V-only rails. | Select when system VCC can dip below 2.5V; verify timing margins at reduced voltage. |
| AT24C01D-SSHM-T | Same 1 Kbit, SOIC-8, I²C interface; 1.7–5.5V range; 1 MHz max clock; AEC-Q100 qualified. | Higher speed and broader voltage range; different device address (1010000x) - requires firmware address update. | Choose for faster bus throughput or automotive-grade sourcing diversity; confirm address compatibility in host driver. |
Compared with 24LC01BT-I/ST, the 24AA01T-I/ST enables lower-voltage operation but sacrifices guaranteed 400 kHz performance below 2.5V, while the AT24C01D-SSHM-T offers higher speed and automotive qualification but requires I²C address reconfiguration in existing firmware.
Availability
24LC01BT-I/ST is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, consumer appliance firmware storage, and sensor calibration applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for 24LC01BT-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC01B family is designed for cost-sensitive, low-power embedded systems requiring reliable nonvolatile storage of configuration data, calibration values, and user settings - optimized for I²C bus integration and industrial temperature resilience.
FAQ
What is the minimum supply voltage required for reliable operation of the 24LC01BT-I/ST?
The 24LC01BT-I/ST requires a minimum supply voltage of 2.5V for guaranteed operation across its full specification, including 400 kHz I²C timing and 1 µA standby current. Unlike the 24AA01 variant, it is not rated for operation below 2.5V - attempting to power it at 1.8V or 2.2V may result in undefined behavior, failed writes, or timing violations per DS20001711M Section 1.0.
Does the 24LC01BT-I/ST support page write operations, and what is the maximum number of bytes per page?
Yes, the 24LC01BT-I/ST supports page write operations with an 8-byte page buffer. Each page spans contiguous addresses (e.g., 00–07, 08–0F), and writing across a page boundary causes wraparound within that page - not sequential advancement. This behavior is documented in DS20001711M Figure 6-2 and Section 6.2, requiring firmware to align multi-byte writes to page boundaries for predictable storage.
How does the Write-Protect (WP) pin function on the 24LC01BT-I/ST, and what happens when it is tied to VCC?
When the WP pin of the 24LC01BT-I/ST is tied to VCC, all write operations (byte and page) to the entire 128-byte memory array (addresses 00–7F) are inhibited; read operations remain fully functional. This hardware-level protection is active immediately and cannot be overridden by software commands - a key safety feature for preserving calibration data or firmware configuration during system updates.
Is the 24LC01BT-I/ST pin-compatible with other members of the 24XX01 family, such as the 24AA01 or 24FC01?
Yes, the 24LC01BT-I/ST shares identical pinout and SOIC-8 package dimensions with 24AA01T-I/ST and 24FC01T-I/ST, as confirmed in DS20001711M Table 2-1 and Package Types section. However, electrical differences exist: VCC range (2.5–5.5V vs. 1.7–5.5V), max clock (400 kHz vs. 1 MHz), and temperature grading - so direct substitution requires validation of voltage, speed, and thermal requirements.
What is the endurance rating and data retention specification for the 24LC01BT-I/ST?
The 24LC01BT-I/ST is specified for more than 1,000,000 erase/write cycles and greater than 200 years of data retention at 25°C, as stated in the Features section and Table 1-2 of DS20001711M. These values are characterized and ensured by Microchip's process and testing methodology - not estimated or extrapolated - making it suitable for mission-critical, long-lifecycle deployments.
24LC01BT-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 3.5 µs
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
24LC01BT-I/ST FAQ
1.How can I place an order for 24LC01BT-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC01BT-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC01BT-I/ST reliable?
The price and inventory of 24LC01BT-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC01BT-I/ST is usually 5 days.
3.What payment methods are accepted for 24LC01BT-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC01BT-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC01BT-I/ST?
24LC01BT-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC01BT-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC01BT-I/ST?
For technical support, including 24LC01BT-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC01BT-I/ST requirements.
6.How does Aetrix verify that 24LC01BT-I/ST is sourced from the original manufacturer or authorized distributors?
All 24LC01BT-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC01BT-I/ST meets industry standards.
7.What is the process for return or replacement of 24LC01BT-I/ST?
All 24LC01BT-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 24LC01BT-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC01BT-I/ST part is unused and in its original packaging.
Return procedure for 24LC01BT-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC01BT-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
