Microchip Technology 24LC02B-E/P
- Part No.:
- 24LC02B-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
24LC02B-E/P.pdf
- Description:
- IC EEPROM 2KBIT I2C 400KHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:355
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC02B-E/P from Microchip Technology Inc. is a 2-Kbit I²C-compatible serial EEPROM organized as 256 × 8-bit memory with hardware write-protection, 400 kHz max clock frequency, and operation from 2.5V to 5.5V. It supports page writes up to 8 bytes, features Schmitt-trigger inputs for noise immunity, and is qualified for extended temperature range (–40°C to +125°C) in PDIP packaging - used for firmware storage, calibration data retention, and configuration backup in industrial controllers.
For engineers reviewing the 24LC02B-E/P datasheet, 24LC02B-E/P pinout, 24LC02B-E/P application, or 24LC02B-E/P equivalent, key selection considerations include its 2.5V minimum supply, 5 ms max write cycle time, WP-enabled hardware lock, I²C address compatibility (1010xxx0/1), and extended-temp PDIP package suitability for high-reliability embedded systems.
Technical Context
The 24LC02B-E/P implements a two-wire I²C interface with fixed 7-bit device address (1010xxx) and R/W bit control, supporting byte and page write modes with automatic internal erase/write timing. Its Address Pointer increments on each access, enabling sequential reads across the full 256-byte array without readdressing.
It integrates Schmitt-trigger inputs on SDA/SCL with 50 ns spike suppression and slope-controlled outputs to minimize ground bounce. Write protection is implemented via a dedicated WP pin tied to VCC to inhibit all write operations while permitting unrestricted reads - no internal pull-up or logic dependency required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8-bit), sufficient for storing small firmware patches or sensor calibration tables |
| Interface | I²C-compatible two-wire bus, compatible with standard microcontroller I²C peripherals without protocol translation |
| Max Clock Frequency | 400 kHz at VCC ≥ 2.5V, enabling ~3.2 kbyte/s effective write throughput in page mode |
| Write Cycle Time | 5 ms maximum (byte or page), defines minimum interval between successive write commands |
| Supply Voltage Range | 2.5V to 5.5V, compatible with 3.3V and 5V logic domains without level shifting |
| Temperature Range | –40°C to +125°C (Extended grade), validated for under-hood automotive and industrial ambient conditions |
| Endurance | 1 million erase/write cycles, supporting daily reconfiguration over >27 years of field operation |
| Data Retention | 200 years at +85°C, ensuring long-term integrity of stored configuration or security keys |
Pinout & Package
24LC02B-E/P is supplied in an 8-lead plastic dual in-line package (PDIP, 300 mil body), with leads spaced at 0.100" pitch and overall dimensions of 0.365" × 0.310". The package includes a visual pin 1 index and conforms to JEDEC MS-001.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection; may be left floating or tied to VSS/VCC without affecting operation |
| A1 | Address Input | No internal connection; unused in 24LC02B; does not influence I²C address decoding |
| A2 | Address Input | No internal connection; reserved for higher-density variants only |
| VSS | Ground Reference | Primary return path for all internal circuitry and I/O leakage currents |
| SDA | Serial Data I/O | Open-drain bidirectional line requiring external pull-up; carries address, data, and ACK/NACK signals |
| SCL | Serial Clock Input | CMOS-level input synchronized to host controller; controls timing of all bus transactions |
| WP | Write-Protect Control | Logic-high disables all write operations (00–FF); logic-low enables full read/write access |
| VCC | Power Supply | Single 2.5–5.5V supply powering EEPROM core, interface logic, and charge pump |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Write-Protection | WP pin physically disables write cycles when tied to VCC, eliminating software vulnerability to accidental or malicious overwrites |
| Page Write Buffer | 8-byte internal latch enables burst programming of contiguous addresses with single Stop condition, reducing I²C bus occupancy by up to 8× vs. byte writes |
| Schmitt Trigger Inputs | 0.05 VCC hysteresis on SDA/SCL rejects noise spikes ≤50 ns, improving robustness on long or noisy PCB traces |
| Low-Power Operation | 1 µA max standby current at I-temp enables battery-backed operation for >10 years on a CR2032 cell |
| AEC-Q100 Qualified | Qualified to Grade 1 (–40°C to +125°C), meeting automotive reliability requirements for engine control and ADAS subsystems |
| ESD Protection | Exceeds 4 kV HBM, allowing safe handling during manual assembly and board-level testing without special precautions |
Applications
| Industrial PLC Configuration Storage | Automotive ECU Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Nonvolatile configuration register providing persistent state retention across power cycles and firmware updates. Use Value: Enables zero-downtime parameter changes via field service tools using standard I²C commands, eliminating need for reprogramming flash. | Use Scenario: Holding fuel trim offsets, throttle position learning values, and sensor compensation coefficients in engine control units operating under under-hood thermal stress. IC Role / Device Role / Timing Role: Extended-temperature EEPROM serving as secure, tamper-resistant calibration vault accessible only during initialization or diagnostic sessions. Use Value: Maintains engine performance and emissions compliance after 1M+ start-stop cycles, validated per AEC-Q100 stress test protocols. |
| Medical Device Serial Numbering | Smart Meter Firmware Patch Storage |
Use Scenario: Recording unique device identifiers, manufacturing date codes, and regulatory certification flags in Class II medical instruments subject to FDA UDI requirements. IC Role / Device Role / Timing Role: Secure, write-protected identity anchor with hardware-enforced immutability for audit trail integrity. Use Value: Prevents unauthorized cloning or counterfeiting via WP pin hardwired to VCC, satisfying traceability mandates without cryptographic overhead. | Use Scenario: Staging over-the-air firmware patch binaries in utility smart meters installed in outdoor enclosures exposed to wide ambient temperature swings. IC Role / Device Role / Timing Role: Field-upgradable nonvolatile buffer enabling atomic patch application with rollback capability. Use Value: Supports 200-year data retention at +85°C, ensuring patch validity remains intact throughout 15–20 year meter lifetime without refresh. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA02-I/P | Lower 1.7V min VCC, 400 kHz max clock, industrial temp only (–40°C to +85°C) | Lacks extended-temp qualification; unsuitable for under-hood or high-ambient industrial use | Select when system operates at 1.8V or lower and ambient stays below +85°C |
| AT24C02D-SSHM-T | Same 2-Kbit size and I²C interface; 1.7–5.5V supply; 1 MHz max clock; different pinout (SOIC-8) | Not pin-compatible with PDIP; requires PCB redesign; higher speed but no AEC-Q100 qualification | Choose for cost-sensitive consumer designs needing faster writes and SOIC footprint |
Compared with 24LC02B-E/P, the 24AA02-I/P trades extended temperature support for lower-voltage operation, while the AT24C02D-SSHM-T offers higher speed and broader voltage range but lacks automotive qualification and PDIP packaging - making 24LC02B-E/P the sole option meeting all three criteria: extended temp, PDIP, and AEC-Q100.
Availability
24LC02B-E/P is available at Aetrix Electronics and suitable for industrial PLC configuration storage, automotive ECU calibration data retention, and medical device serial numbering requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 24LC02B-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC02B belongs to Microchip's legacy serial EEPROM product line, engineered for robust, low-power, I²C-based nonvolatile storage in space-constrained and thermally demanding applications including automotive, industrial, and medical systems.
FAQ
What is the minimum supply voltage required for reliable operation of the 24LC02B-E/P?
24LC02B-E/P requires a minimum supply voltage of 2.5V for guaranteed operation across its full extended temperature range (–40°C to +125°C). Below 2.5V, functionality is not specified - unlike the 24AA02 variant, which supports down to 1.7V. This 2.5V threshold ensures stable internal charge pump operation and EEPROM cell programming margin under worst-case thermal and process corners.
Does the 24LC02B-E/P support standard I²C addressing, and what is its device address?
Yes, 24LC02B-E/P uses standard 7-bit I²C addressing with a fixed control code of '1010' followed by three don't-care bits, resulting in a base address of 0xA0 (write) or 0xA1 (read). The A0, A1, and A2 pins are unconnected internally, so the device responds exclusively to this hardcoded address - simplifying multi-device bus design but requiring external arbitration if multiple 24LC02B-E/P units share the same bus.
How does the hardware write-protection (WP) pin function on the 24LC02B-E/P?
On the 24LC02B-E/P, the WP pin provides unconditional hardware-level write inhibition: when tied to VCC, all write operations (byte, page, or erase) to the entire 256-byte memory array are blocked, while read operations remain fully functional. No internal pull-up or configuration register is involved - the protection is purely electrical and active immediately upon power-up, making it immune to firmware corruption or reset glitches.
What is the maximum write cycle time for the 24LC02B-E/P, and how does it affect system timing?
The 24LC02B-E/P has a maximum write cycle time of 5 ms for both byte and page writes. During this period, the device does not acknowledge I²C commands - a behavior leveraged via ACK polling to detect completion. System firmware must either wait 5 ms or implement polling with repeated Start + control byte (R/W=0) sequences, adding up to 5 ms latency before issuing subsequent commands, critical for real-time configuration updates.
Is the 24LC02B-E/P qualified for automotive applications, and what standards does it meet?
Yes, the 24LC02B-E/P is AEC-Q100 qualified (Grade 1) for automotive use, validated across –40°C to +125°C ambient operation. It meets stress test requirements for temperature cycling, humidity bias, and ESD (≥4 kV HBM), and is RoHS compliant. This qualification confirms suitability for non-safety-critical ECU subsystems such as body control modules, infotainment configuration storage, and sensor calibration data retention.
24LC02B-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
24LC02B-E/P FAQ
1.How can I place an order for 24LC02B-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC02B-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC02B-E/P reliable?
The price and inventory of 24LC02B-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC02B-E/P is usually 5 days.
3.What payment methods are accepted for 24LC02B-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC02B-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC02B-E/P?
24LC02B-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC02B-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC02B-E/P?
For technical support, including 24LC02B-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC02B-E/P requirements.
6.How does Aetrix verify that 24LC02B-E/P is sourced from the original manufacturer or authorized distributors?
All 24LC02B-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC02B-E/P meets industry standards.
7.What is the process for return or replacement of 24LC02B-E/P?
All 24LC02B-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 24LC02B-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC02B-E/P part is unused and in its original packaging.
Return procedure for 24LC02B-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC02B-E/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

