Microchip Technology 24LC02BH-I/MS
- Part No.:
- 24LC02BH-I/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
24LC02BH-I/MS.pdf
- Description:
- IC EEPROM 2KBIT I2C 400KHZ 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,057
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC02BH-I/MS from Microchip Technology Inc. is a 2 Kbit I²C-compatible serial EEPROM organized as 256 × 8-bit memory with hardware write-protect for the upper half-array (80h–FFh), 400 kHz max clock frequency at VCC ≥ 2.5 V, and industrial temperature range (–40°C to +85°C). It operates down to 2.5 V, supports page writes of up to 8 bytes, and is commonly used for storing calibration data, configuration settings, or device identifiers in embedded control modules.
For engineers reviewing the 24LC02BH-I/MS datasheet, 24LC02BH-I/MS pinout, 24LC02BH-I/MS application, or 24LC02BH-I/MS equivalent, key selection criteria include its half-array write-protection logic, 1 µA standby current, Schmitt-triggered SDA/SCL inputs for noise immunity, and compatibility with standard I²C bus timing at both 100 kHz and 400 kHz.
Technical Context
The 24LC02BH-I/MS implements a two-wire I²C interface with fixed 7-bit client address (1010xxx) and R/W bit, supporting byte and page write modes with self-timed erase/write cycles. Its internal Address Pointer auto-increments during sequential reads and random-access operations.
Write protection is controlled solely by the WP pin: tied to VCC, it disables writes to addresses 80h–FFh; tied to VSS, full-array write access is enabled. Pins A0–A2 are unconnected and may be left floating or tied to VSS/VCC without functional impact.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8-bit), sufficient for firmware revision stamps or sensor calibration coefficients |
| VCC Range | 2.5 V to 5.5 V - enables direct integration into 3.3 V and 5 V systems without level-shifting |
| Max Clock Frequency | 400 kHz at VCC ≥ 2.5 V - supports high-speed configuration loading in real-time systems |
| Page Write Buffer | 8-byte buffer - reduces I²C transaction count when updating multi-byte parameters |
| Write Protection | Hardware-enabled half-array (80h–FFh) via WP pin - prevents accidental overwrite of critical firmware metadata |
| Endurance & Retention | 1 million erase/write cycles and >200 years data retention - suitable for long-life industrial deployments |
| ESD Protection | >4 kV HBM - enhances robustness in handling-sensitive manufacturing and field service environments |
Pinout & Package
24LC02BH-I/MS is supplied in an 8-lead MSOP (Micro Small Outline Package) with 0.65 mm pitch, 3.0 mm × 3.0 mm body, and exposed pad optionally connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0, A1, A2 | No-connect (NC) | Internally unconnected; no effect on addressing or operation - may be left floating or tied to VSS/VCC |
| VSS | Ground reference | Primary return path for all internal circuitry and I/O leakage currents |
| SDA | Serial Data I/O | Open-drain bidirectional line requiring external pull-up; carries address, data, and ACK/NACK signals |
| SCL | Serial Clock input | Master-generated clock synchronizing all data transfers; Schmitt-triggered for noise rejection |
| WP | Write-Protect control | Logic-high = write inhibit for 80h–FFh; logic-low = full-array write enabled |
| VCC | Power supply | Supplies core EEPROM array, interface logic, and charge pump - must be stable within 2.5–5.5 V |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs on SDA/SCL | Eliminates false triggering from bus noise; specified hysteresis ≥0.05 × VCC improves reliability in electrically noisy environments |
| Output slope control | Reduces ground bounce during signal transitions - critical for stable operation in mixed-signal PCB layouts |
| Page write capability | Enables 8-byte atomic updates - minimizes bus occupancy and avoids partial-write corruption during power loss |
| Self-timed write cycle | Fixed 5 ms maximum duration - simplifies host firmware design by removing need for precise timing loops |
| Hardware write-protect | Dedicated WP pin provides tamper-resistant protection for factory-programmed or safety-critical data regions |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing temperature-compensation coefficients and sensor offset values during factory calibration of pressure transducers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 200-year retention and 1M-cycle endurance under repeated recalibration cycles. Use Value: Eliminates need for external backup power or battery-backed RAM while maintaining traceability of calibration history across product lifetime. |
Use Scenario: Holding user-selectable alarm thresholds and default operational modes in portable ECG monitors. IC Role / Device Role / Timing Role: I²C-configurable persistent memory accessed during boot and runtime mode changes. Use Value: Enables regulatory-compliant configuration persistence without compromising low-power sleep current (≤1 µA standby). |
| Automotive Body Control Module | Smart Home Gateway Firmware ID |
Use Scenario: Recording door lock actuator learning positions and mirror memory settings in AEC-Q100 qualified vehicle subsystems. IC Role / Device Role / Timing Role: AEC-Q100 qualified EEPROM interfacing directly with microcontroller I²C peripheral at 400 kHz. Use Value: Provides deterministic 5 ms write latency and hardware write-protect to prevent corruption during vehicle battery transients. |
Use Scenario: Storing unique firmware version strings and secure boot keys in Wi-Fi-enabled home automation hubs. IC Role / Device Role / Timing Role: Secure nonvolatile storage for immutable identity tokens accessible only via authenticated I²C transactions. Use Value: Supports field-upgrade integrity verification using factory-programmed read-only sections (80h–FFh) enforced by WP pin logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA02H-I/MS | Lower VCC min (1.7 V) and same pinout; lacks AEC-Q100 qualification | Suitable for battery-powered IoT nodes where ultra-low-voltage operation is required | Select 24AA02H-I/MS only if system operates below 2.5 V; otherwise 24LC02BH-I/MS offers broader automotive qualification |
| AT24C02D-MAHM-T | Same 2 Kbit capacity and I²C interface; different WP behavior (full-array protect only) and no extended temp option | Preferred in cost-sensitive consumer electronics where AEC-Q100 is unnecessary | Choose AT24C02D-MAHM-T for price-driven designs lacking industrial temperature or half-array protection requirements |
Compared with 24AA02H-I/MS and AT24C02D-MAHM-T, the 24LC02BH-I/MS uniquely combines AEC-Q100 qualification, hardware half-array write-protection, and guaranteed 400 kHz operation at 2.5 V - making it optimal for automotive and industrial control applications demanding both robustness and selective data security.
Availability
24LC02BH-I/MS is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and automotive body control modules requiring stable component supply across extended production lifecycles.
Supply support for 24LC02BH-I/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing infrastructure.
The 24LC02BH belongs to Microchip's 24XX02H family of I²C serial EEPROMs, designed specifically for reliable, low-power nonvolatile data storage in space-constrained embedded systems requiring industrial or automotive-grade reliability.
FAQ
What is the minimum VCC required for reliable operation of the 24LC02BH-I/MS?
The 24LC02BH-I/MS requires a minimum VCC of 2.5 V for full functionality including 400 kHz I²C operation. Below 2.5 V, the device is not specified - unlike the 24AA02H variant which supports down to 1.7 V. Operating the 24LC02BH-I/MS at voltages below 2.5 V may result in undefined timing, failed writes, or communication errors.
How does the WP pin function on the 24LC02BH-I/MS?
On the 24LC02BH-I/MS, the WP pin enables hardware write-protection: when tied to VCC, writes to memory addresses 80h–FFh are inhibited while reads remain fully functional; when tied to VSS, full-array write access is enabled. This allows permanent protection of critical firmware metadata stored in the upper half of the 256-byte array.
Can the 24LC02BH-I/MS be used in AEC-Q100 qualified automotive applications?
Yes - the 24LC02BH-I/MS is explicitly AEC-Q100 qualified for automotive use and rated for the industrial temperature range (–40°C to +85°C). Its qualification covers stress testing for temperature cycling, humidity bias, and ESD, making it suitable for body control modules, infotainment configuration storage, and other non-safety-critical automotive subsystems.
What is the maximum page write size supported by the 24LC02BH-I/MS?
The 24LC02BH-I/MS supports an 8-byte page write buffer. When performing a page write, the host must ensure all bytes fall within the same physical page boundary (i.e., addresses aligned to 0x00–0x07, 0x08–0x0F, etc.). Crossing a page boundary causes wraparound within the current page, potentially overwriting previously loaded data - software must enforce alignment.
Are pins A0, A1, and A2 functional on the 24LC02BH-I/MS?
No - pins A0, A1, and A2 are not internally connected on the 24LC02BH-I/MS and serve no addressing or configuration purpose. They may be left floating or tied to VSS or VCC without affecting device operation. The 24LC02BH-I/MS uses a fixed I²C client address (1010xxx) with the three most-significant bits of the word address ignored.
24LC02BH-I/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
24LC02BH-I/MS FAQ
1.How can I place an order for 24LC02BH-I/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC02BH-I/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC02BH-I/MS reliable?
The price and inventory of 24LC02BH-I/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC02BH-I/MS is usually 5 days.
3.What payment methods are accepted for 24LC02BH-I/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC02BH-I/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC02BH-I/MS?
24LC02BH-I/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC02BH-I/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC02BH-I/MS?
For technical support, including 24LC02BH-I/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC02BH-I/MS requirements.
6.How does Aetrix verify that 24LC02BH-I/MS is sourced from the original manufacturer or authorized distributors?
All 24LC02BH-I/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC02BH-I/MS meets industry standards.
7.What is the process for return or replacement of 24LC02BH-I/MS?
All 24LC02BH-I/MS units undergo pre-shipment inspection (PSI). If there is an issue with 24LC02BH-I/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC02BH-I/MS part is unused and in its original packaging.
Return procedure for 24LC02BH-I/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC02BH-I/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

