Microchip Technology 24LC02BHT-E/LT
- Part No.:
- 24LC02BHT-E/LT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
24LC02BHT-E/LT.pdf
- Description:
- IC EEPROM 2KBIT I2C SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:3,379
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC02BHT-E/LT from Microchip Technology Inc. is a 2 Kbit I²C-compatible serial EEPROM organized as 256 × 8-bit memory with hardware write-protect for the upper half-array (80h–FFh), 5 ms max page write time, and operation from 2.5V to 5.5V across –40°C to +125°C. It supports 400 kHz clock frequency, features Schmitt-trigger inputs and slope-controlled outputs, and is used in industrial sensor calibration storage and embedded system configuration retention.
For engineers reviewing the 24LC02BHT-E/LT datasheet, 24LC02BHT-E/LT pinout, 24LC02BHT-E/LT application, or 24LC02BHT-E/LT equivalent, key selection criteria include extended temperature support (–40°C to +125°C), half-array hardware write-protection via WP pin, 8-byte page buffer capability, and compatibility with standard I²C bus timing at both 100 kHz and 400 kHz.
Technical Context
The 24LC02BHT-E/LT implements a two-wire I²C interface with fixed 7-bit client address (1010xxx) and R/W bit control, supporting byte and page write modes. Its internal Address Pointer auto-increments during sequential reads and random access, enabling efficient block-level data retrieval without external address management.
Write protection is implemented via the WP pin: tied to VCC, it disables writes to addresses 80h–FFh while allowing full read access; tied to VSS, full read/write is enabled. The device uses an on-chip page buffer (8 bytes) and self-timed erase/write cycles, eliminating need for external timing control during programming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8-bit), sufficient for firmware version stamps, calibration coefficients, or small configuration tables |
| VCC Range | 2.5V to 5.5V - enables direct integration with 3.3V and 5V microcontroller systems without level shifting |
| Max Clock Frequency | 400 kHz (at VCC ≥ 2.5V) - supports high-speed I²C communication for rapid parameter updates |
| Page Write Buffer | 8 bytes - reduces bus transaction count by up to 8× versus byte-write mode, improving system throughput |
| Write Protection | Hardware-enabled half-array (80h–FFh) via WP pin - prevents accidental overwrites of critical stored data |
| Data Retention | >200 years at +25°C - ensures long-term reliability in unattended or maintenance-free deployments |
| Endurance | 1,000,000 erase/write cycles - supports frequent recalibration or logging in industrial monitoring applications |
Pinout & Package
24LC02BHT-E/LT is supplied in an 8-lead TDFN (Thin Dual Flat No-lead) package with wettable flank leads, measuring 2 mm × 3 mm × 0.75 mm, optimized for space-constrained PCB layouts and automated optical inspection (AOI).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection; may be left floating or tied to VSS/VCC - no effect on device addressing |
| A1 | Address Input | No internal connection; no impact on I²C address resolution or bus arbitration |
| A2 | Address Input | No internal connection; eliminates need for external pull-up/down resistors on these pins |
| VSS | Ground Reference | Primary return path for all internal circuitry; must be low-impedance for stable noise immunity |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up resistor (2 kΩ typical for 400 kHz) |
| SCL | Serial Clock Input | Master-generated synchronous clock; Schmitt-trigger input suppresses bus noise |
| WP | Write-Protect Control | Active-high enable for half-array lock; determines whether addresses 80h–FFh are write-inhibited |
| VCC | Power Supply | Single-supply input supporting 2.5V–5.5V; powers EEPROM core and I²C interface logic |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt Trigger Inputs | On SDA/SCL pins with 0.05 × VCC hysteresis - rejects transient noise on shared I²C buses in electrically noisy environments |
| Output Slope Control | Controlled rise/fall times (≤300 ns at VCC ≥ 2.5V) - minimizes ground bounce and EMI during signal transitions |
| Page Write Capability | Up to 8 bytes per Stop-condition-initiated cycle - reduces host CPU overhead and I²C bus occupancy |
| Hardware Write-Protection | WP pin directly gates write access to upper 128 bytes - provides tamper-resistant storage without software intervention |
| Extended Temperature Range | –40°C to +125°C operation - qualified for under-hood automotive, industrial motor drives, and outdoor infrastructure |
Applications
| Industrial Sensor Calibration | Embedded Configuration Storage |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed during power-up initialization via I²C. Use Value: Enables field-replaceable sensors without reprogramming host MCU firmware; WP pin locks calibration data against runtime corruption. | Use Scenario: Holding user-defined settings (e.g., display brightness, network timeout, alarm thresholds) in medical diagnostic equipment. IC Role / Device Role / Timing Role: Persistent configuration store updated infrequently but read on every boot. Use Value: Guarantees settings survive power loss; 2.5V minimum VCC allows retention during brown-out conditions. |
| Automotive Body Control Module | Smart Meter Firmware Metadata |
Use Scenario: Recording door lock actuation counts and mirror position presets in AEC-Q100-compliant body control units. IC Role / Device Role / Timing Role: Endurance-rated data logger interfaced to 3.3V CAN microcontroller via I²C. Use Value: 1M write cycles support lifetime logging; extended temperature rating ensures reliability in engine bay proximity. | Use Scenario: Storing firmware version, update timestamp, and cryptographic signature hash in utility smart meters. IC Role / Device Role / Timing Role: Secure metadata vault accessed only during OTA update verification. Use Value: Hardware WP prevents malicious overwrite of integrity-critical fields; >200-year data retention meets 20+ year meter deployment requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C02D-SSHM-T | Same 2 Kbit capacity, 1.7–5.5V VCC, but rated only for –40°C to +85°C (industrial grade); no extended temp option | Lacks E-temp qualification - unsuitable for under-hood or high-ambient industrial enclosures | Select when cost sensitivity outweighs extended temperature need and WP functionality is not required |
| BR24G02NUX-10 | 2 Kbit, 1.6–5.5V, supports 1 MHz I²C, but write-protect covers entire array only (no half-array granularity) | Higher speed but coarser protection - cannot isolate calibration data from user settings within same device | Choose for faster write throughput where full-array lock suffices and 125°C operation is unnecessary |
Compared with AT24C02D-SSHM-T and BR24G02NUX-10, the 24LC02BHT-E/LT uniquely combines extended temperature operation (–40°C to +125°C), half-array hardware write-protection, and Microchip's AEC-Q100 qualification - making it the only option among the three suitable for automotive body electronics and high-reliability industrial edge nodes.
Availability
24LC02BHT-E/LT is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive body control modules, and smart meter firmware metadata storage requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 24LC02BHT-E/LT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, serving industrial, automotive, and consumer markets with high-reliability silicon and development tools.
The 24LC02BHT-E/LT belongs to Microchip's 24XX02H family of I²C EEPROMs, designed specifically for robust, low-power nonvolatile storage in space- and power-constrained embedded systems operating across harsh environmental conditions.
FAQ
What is the maximum clock frequency supported by the 24LC02BHT-E/LT?
The 24LC02BHT-E/LT supports up to 400 kHz I²C clock frequency when VCC is 2.5V or higher. At voltages below 2.5V, the maximum clock rate drops to 100 kHz. This dual-speed capability ensures interoperability with legacy 100 kHz systems while enabling faster parameter updates in modern 3.3V/5V designs. The 24LC02BHT-E/LT datasheet specifies timing parameters including THIGH, TLOW, and TSU:DAT for both speed grades.
How does the WP pin function on the 24LC02BHT-E/LT?
On the 24LC02BHT-E/LT, the WP (Write-Protect) pin enables hardware-based memory protection: when tied to VCC, writes to addresses 80h–FFh (upper 128 bytes) are inhibited while reads remain fully functional; when tied to VSS, full read/write access is granted. This allows secure storage of calibration data or firmware metadata independent of software control. The 24LC02BHT-E/LT does not require pull-up/pull-down resistors on A0–A2 pins, simplifying board layout.
Is the 24LC02BHT-E/LT compatible with standard I²C protocol?
Yes, the 24LC02BHT-E/LT is fully compliant with the standard two-wire I²C bus protocol, using a fixed 7-bit client address prefix of '1010' followed by three "don't care" bits and a R/W bit. It supports Start/Stop conditions, acknowledge polling during write cycles, and all three read modes (current address, random, and sequential). The 24LC02BHT-E/LT implements Schmitt-trigger inputs and slope-controlled outputs to ensure reliable operation on shared, noisy I²C buses.
What package type is used for the 24LC02BHT-E/LT?
The 24LC02BHT-E/LT is packaged in an 8-lead TDFN (Thin Dual Flat No-lead) with wettable flank leads, measuring 2 mm × 3 mm × 0.75 mm. This compact, leadless package supports high-density PCB layouts and enables automated optical inspection (AOI) of solder joints. The exposed pad may be connected to VSS or left floating per Microchip's packaging specification. The 'LT' suffix in the part number explicitly denotes this TDFN variant.
Does the 24LC02BHT-E/LT require external pull-up resistors on the I²C bus lines?
Yes, the 24LC02BHT-E/LT requires external pull-up resistors on both SDA and SCL lines because its I/O pins are open-drain. For 400 kHz operation, a 2 kΩ pull-up to VCC is recommended; for 100 kHz, 10 kΩ is typical. These values ensure proper rise times per I²C specification while minimizing power consumption. The 24LC02BHT-E/LT's internal Schmitt-trigger inputs and output slope control help maintain signal integrity even with these external resistors in electrically noisy environments.
24LC02BHT-E/LT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
24LC02BHT-E/LT FAQ
1.How can I place an order for 24LC02BHT-E/LT through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC02BHT-E/LT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC02BHT-E/LT reliable?
The price and inventory of 24LC02BHT-E/LT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC02BHT-E/LT is usually 5 days.
3.What payment methods are accepted for 24LC02BHT-E/LT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC02BHT-E/LT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC02BHT-E/LT?
24LC02BHT-E/LT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC02BHT-E/LT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC02BHT-E/LT?
For technical support, including 24LC02BHT-E/LT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC02BHT-E/LT requirements.
6.How does Aetrix verify that 24LC02BHT-E/LT is sourced from the original manufacturer or authorized distributors?
All 24LC02BHT-E/LT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC02BHT-E/LT meets industry standards.
7.What is the process for return or replacement of 24LC02BHT-E/LT?
All 24LC02BHT-E/LT units undergo pre-shipment inspection (PSI). If there is an issue with 24LC02BHT-E/LT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC02BHT-E/LT part is unused and in its original packaging.
Return procedure for 24LC02BHT-E/LT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC02BHT-E/LT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

