Microchip Technology 24LC02BHT-I/LT
- Part No.:
- 24LC02BHT-I/LT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
24LC02BHT-I/LT.pdf
- Description:
- IC EEPROM 2KBIT I2C SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:7,682
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC02BHT-I/LT from Microchip Technology Inc. is a 2 Kbit I²C-compatible serial EEPROM organized as 256 × 8-bit memory with hardware write-protect for the upper half-array (80h–FFh), 1.7–5.5 V supply range, and industrial temperature rating (–40°C to +85°C). It supports 100 kHz/400 kHz clock rates, features Schmitt-trigger inputs and slope-controlled outputs, and is packaged in an 8-lead TDFN.
For engineers reviewing the 24LC02BHT-I/LT datasheet, 24LC02BHT-I/LT pinout, 24LC02BHT-I/LT application, or 24LC02BHT-I/LT equivalent, key selection criteria include half-array write-protection behavior, 5 ms max page write time, 1 µA standby current, I²C bus timing compliance at 2.5 V minimum, and TDFN package thermal and layout constraints.
Technical Context
The 24LC02BHT-I/LT implements a two-wire I²C interface with fixed 7-bit client address (1010xxx) and R/W bit control, supporting byte and 8-byte page writes with self-timed erase/write cycles. Its internal Address Pointer auto-increments during sequential reads and random-access operations.
Write protection is implemented via the WP pin: tied to VCC, it disables writes to addresses 80h–FFh while permitting full read access; tied to VSS, full read/write operation is enabled. All A0–A2 pins are unconnected and may be left floating or tied to VSS/VCC without effect.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8-bit), enabling compact nonvolatile storage for calibration data, device IDs, or configuration registers |
| Interface | I²C-compatible 2-wire serial bus with 100 kHz (VCC < 2.5 V) or 400 kHz (VCC ≥ 2.5 V) operation - directly interoperable with standard microcontroller I²C peripherals |
| Write Protection | Hardware-enabled half-array protection (80h–FFh) via WP pin - prevents accidental overwrites of critical firmware or security keys while allowing runtime updates to lower memory |
| Page Write Buffer | 8-byte buffer - reduces I²C transaction overhead by batching up to 8 bytes per Stop-initiated write cycle |
| Endurance & Retention | 1 million erase/write cycles and >200 years data retention at 25°C - suitable for long-life industrial deployments with infrequent but mission-critical updates |
| Supply Range | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V logic systems without level shifting |
| Operating Temp. | Industrial grade: –40°C to +85°C - validated for use in automotive body electronics, industrial sensors, and networked edge devices |
Pinout & Package
8-lead TDFN (2 mm × 3 mm, 0.5 mm pitch) with exposed pad (optional VSS connection). Pin 1 = A0 (NC), Pin 2 = A1 (NC), Pin 3 = A2 (NC), Pin 4 = VSS, Pin 5 = SDA, Pin 6 = SCL, Pin 7 = WP, Pin 8 = VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0, A1, A2 | Address input (no internal connection) | Unused; may be left floating or tied to VSS/VCC - no impact on device addressing or functionality |
| VSS | Ground reference | Primary return path for all internal circuitry; exposed pad may be connected to VSS for improved thermal dissipation |
| SDA | Serial data I/O (open-drain) | Bi-directional data line requiring external pull-up (2 kΩ for 400 kHz); changes only during SCL low except for Start/Stop conditions |
| SCL | Serial clock input | Master-generated clock synchronizing all data transfers; Schmitt-trigger input ensures noise immunity on shared buses |
| WP | Write-protect control input | Active-high enable: VCC → protect 80h–FFh; VSS → full read/write - provides hardware-level security against firmware corruption |
| VCC | Power supply | 2.5–5.5 V operation; powers EEPROM core, interface logic, and charge pump for write cycles |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs on SDA/SCL | Enables reliable operation on noisy industrial buses by rejecting sub-50 ns spikes and providing hysteresis (≥0.05 × VCC) |
| Output slope control | Eliminates ground bounce during output transitions - critical for stable signal integrity in dense PCB layouts |
| Page write capability (8 bytes) | Reduces I²C bus occupancy by up to 8× vs. byte writes - improves system responsiveness in real-time applications |
| 1 µA max standby current (I-temp) | Minimizes quiescent power draw in battery-backed or energy-harvesting systems where EEPROM remains powered continuously |
| ESD protection >4 kV | Withstands handling and board-level ESD events without latch-up or parametric shift - reduces need for external protection components |
Applications
| Smart Sensor Calibration Storage | IoT Device Identity Management |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and temperature compensation tables in environmental monitoring nodes. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding persistent calibration data accessed at boot and updated during field recalibration. Use Value: Enables plug-and-play accuracy without host MCU intervention; WP pin protects calibration data from accidental overwrite during firmware updates. | Use Scenario: Holding unique MAC address, cryptographic key material, and device serial number in Wi-Fi/BLE edge gateways. IC Role / Device Role / Timing Role: Secure identity vault accessed only during secure boot and provisioning - isolated from application firmware partitions. Use Value: Hardware write-protection (80h–FFh) safeguards immutable identity fields while allowing dynamic update of less-sensitive metadata in lower memory. |
| Industrial PLC Configuration Backup | Automotive Body Control Module Settings |
Use Scenario: Retaining user-defined I/O mapping, alarm thresholds, and scheduling parameters across power cycles in DIN-rail programmable logic controllers. IC Role / Device Role / Timing Role: Persistent parameter store interfaced via I²C to ARM Cortex-M7 host; accessed during initialization and runtime reconfiguration. Use Value: 1 million endurance cycles support decades of field adjustments; 2.5–5.5 V range matches PLC 3.3 V/5 V mixed-supply architecture. | Use Scenario: Saving seat position memory, mirror angle presets, and lighting profiles in automotive door modules compliant with AEC-Q100 Grade 2. IC Role / Device Role / Timing Role: Automotive-grade EEPROM storing user preferences with guaranteed operation from –40°C to +85°C ambient. Use Value: AEC-Q100 qualification and 200-year data retention ensure reliability over vehicle lifetime without periodic refresh. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA02H-I/LT | Lower VCC min (1.7 V), same 2 Kbit density and TDFN-8 package; lacks AEC-Q100 qualification | Preferred for ultra-low-voltage battery-powered designs (<2.5 V), not automotive qualified | Select when operating below 2.5 V is required and automotive qualification is unnecessary |
| AT24C02D-SSHM-T | Same 2 Kbit, I²C, 8-lead SOIC package; 1.7–5.5 V, but no hardware half-array write-protect (only full-array WP) | Used where full-memory lock is acceptable and SOIC footprint is preferred over TDFN | Choose for legacy SOIC layouts or when simplified write-protection suffices |
Compared with 24LC02BHT-I/LT, the 24AA02H-I/LT enables sub-2.5 V operation but omits AEC-Q100 validation, while AT24C02D-SSHM-T trades half-array protection for broader voltage range and SOIC compatibility - making 24LC02BHT-I/LT optimal for space-constrained, automotive-grade, and selectively protected applications.
Availability
24LC02BHT-I/LT is available at Aetrix Electronics and suitable for smart sensor calibration storage, IoT device identity management, and industrial PLC configuration backup requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability.
Supply support for 24LC02BHT-I/LT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, FPGA, and memory solutions, serving industrial, automotive, and communications markets with high-reliability silicon and development tools.
The 24XX02H family delivers cost-effective, low-power serial EEPROMs optimized for embedded systems needing robust nonvolatile storage with hardware-based data protection and I²C interoperability.
FAQ
What is the function of the A0, A1, and A2 pins on the 24LC02BHT-I/LT?
The A0, A1, and A2 pins on the 24LC02BHT-I/LT are not internally connected and serve no functional purpose. They may be left floating or tied to VSS or VCC without affecting device operation, addressing, or I²C communication. This simplifies PCB layout and eliminates address configuration overhead - unlike higher-density EEPROMs, the 24LC02BHT-I/LT uses a fixed 7-bit client address (1010xxx).
How does the WP pin affect memory access in the 24LC02BHT-I/LT?
When the WP pin on the 24LC02BHT-I/LT is tied to VCC, write operations to memory addresses 80h–FFh (upper 128 bytes) are inhibited while reads remain fully functional; tying WP to VSS enables full read/write access across the entire 256-byte array. This hardware-level protection prevents accidental overwrites of critical firmware or security data without requiring software locks or MCU intervention.
What is the maximum write cycle time for the 24LC02BHT-I/LT, and how does it impact system design?
The maximum write cycle time for the 24LC02BHT-I/LT is 5 ms for both byte and page writes. During this time, the device does not acknowledge I²C commands, enabling ACK polling to detect completion. This deterministic timing allows predictable interrupt latency and bus arbitration - essential for real-time systems where EEPROM writes must not block time-critical tasks beyond a known 5 ms window.
Is the 24LC02BHT-I/LT qualified for automotive applications?
Yes, the 24LC02BHT-I/LT is AEC-Q100 qualified for automotive applications. It meets Grade 2 temperature requirements (–40°C to +105°C junction, rated for –40°C to +85°C ambient operation), supports 2.5–5.5 V supply, and delivers 1 million endurance cycles with >200 years data retention - making it suitable for body control modules, infotainment configuration storage, and ADAS subsystems requiring certified reliability.
Can the 24LC02BHT-I/LT operate at 1.8 V?
No, the 24LC02BHT-I/LT requires a minimum VCC of 2.5 V and is not rated for 1.8 V operation. For 1.7–5.5 V compatibility including 1.8 V systems, Microchip's 24AA02H-I/LT is the functionally equivalent alternative - both share identical pinout, memory organization, and feature set, but differ in voltage specification and automotive qualification status.
24LC02BHT-I/LT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
24LC02BHT-I/LT FAQ
1.How can I place an order for 24LC02BHT-I/LT through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC02BHT-I/LT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC02BHT-I/LT reliable?
The price and inventory of 24LC02BHT-I/LT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC02BHT-I/LT is usually 5 days.
3.What payment methods are accepted for 24LC02BHT-I/LT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC02BHT-I/LT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC02BHT-I/LT?
24LC02BHT-I/LT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC02BHT-I/LT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC02BHT-I/LT?
For technical support, including 24LC02BHT-I/LT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC02BHT-I/LT requirements.
6.How does Aetrix verify that 24LC02BHT-I/LT is sourced from the original manufacturer or authorized distributors?
All 24LC02BHT-I/LT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC02BHT-I/LT meets industry standards.
7.What is the process for return or replacement of 24LC02BHT-I/LT?
All 24LC02BHT-I/LT units undergo pre-shipment inspection (PSI). If there is an issue with 24LC02BHT-I/LT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC02BHT-I/LT part is unused and in its original packaging.
Return procedure for 24LC02BHT-I/LT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC02BHT-I/LT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

