Microchip Technology 24LC02BHT-I/MS
- Part No.:
- 24LC02BHT-I/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
24LC02BHT-I/MS.pdf
- Description:
- IC EEPROM 2KBIT I2C 400KHZ 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,445
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC02BHT-I/MS from Microchip Technology Inc. is a 2 Kbit I²C-compatible serial EEPROM organized as 256 × 8-bit memory with hardware write-protect for the upper half-array (80h–FFh), 400 kHz max clock frequency at VCC ≥ 2.5 V, and industrial temperature range (–40°C to +85°C). It operates down to 2.5 V, supports 8-byte page writes with ≤5 ms self-timed erase/write cycle, and is packaged in an 8-lead MSOP.
For engineers reviewing the 24LC02BHT-I/MS datasheet, 24LC02BHT-I/MS pinout, 24LC02BHT-I/MS application, or 24LC02BHT-I/MS equivalent, key selection criteria include VCC compatibility (2.5–5.5 V), half-array write-protection behavior, I²C timing compliance at 400 kHz, MSOP package footprint, and endurance (>1 million cycles) for embedded configuration storage.
Technical Context
The 24LC02BHT-I/MS implements a two-wire I²C interface with Schmitt-trigger inputs and slope-controlled outputs to suppress noise and eliminate ground bounce. Its internal address pointer enables current-address, random, and sequential read modes, while acknowledge polling allows host-driven write-cycle completion detection without fixed delays.
Write protection is implemented via the WP pin: tied to VSS, full array access is enabled; tied to VCC, addresses 80h–FFh are write-inhibited while reads remain functional. The device uses no internal connection for A0–A2 pins-these may be left floating or tied to VSS/VCC with no functional impact.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8-bit), sufficient for device ID, calibration data, or small firmware configuration tables |
| VCC Range | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V logic systems; not operational below 2.5 V |
| Max Clock Frequency | 400 kHz at VCC ≥ 2.5 V - enables high-speed I²C communication without bus arbitration overhead |
| Page Write Buffer | 8 bytes - reduces I²C transaction count when updating contiguous configuration blocks |
| Endurance | 1,000,000 erase/write cycles - supports frequent recalibration or logging in industrial monitoring nodes |
| Data Retention | >200 years at 25°C - ensures long-term reliability of stored device parameters across product lifecycle |
| Write Protection | Hardware-enabled half-array (80h–FFh) - prevents accidental overwrite of critical firmware metadata while allowing user data updates in lower block |
Pinout & Package
8-Lead MSOP (Micro Small Outline Package) with 0.65 mm pitch, 3.0 mm × 3.0 mm body, and exposed pad optionally connected to VSS. Pin 1 is marked by notch or dot; pin numbering follows standard MSOP convention (counterclockwise from top-left corner).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input (No Connect) | Internally unconnected; may float or tie to VSS/VCC - no effect on device addressing or operation |
| A1 | Address Input (No Connect) | Internally unconnected; no impact on I²C client address (fixed as 1010xxx0/1) |
| A2 | Address Input (No Connect) | Internally unconnected; device uses hard-coded 4-bit control code '1010' and ignores A2–A0 bits |
| VSS | Ground Reference | System return path for all internal circuitry; must be low-impedance connection to minimize noise coupling |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up (2 kΩ typical for 400 kHz); changes only during SCL low except for Start/Stop |
| SCL | Serial Clock Input | Host-generated synchronous clock; rising edge samples data, falling edge allows data change; Schmitt-trigger input rejects sub-50 ns noise spikes |
| WP | Write-Protect Control | Active-high enable: VCC = protect upper 128 bytes (80h–FFh); VSS = full array writable |
| VCC | Power Supply | Single supply input (2.5–5.5 V); powers EEPROM core, interface logic, and internal HV generator for write operations |
Key Features
| Feature | Design Value |
|---|---|
| Low-Voltage Operation | Functional down to 2.5 V - enables direct integration into 3.3 V microcontroller systems without level-shifting |
| Page Write Capability | 8-byte buffer reduces I²C transactions by up to 8× versus byte-write for contiguous data - improves bus efficiency in configuration updates |
| Schmitt Trigger Inputs | Input hysteresis ≥0.05 × VCC - rejects noise transients on SDA/SCL lines in electrically noisy industrial environments |
| Hardware Write-Protection | Dedicated WP pin enables field-safe locking of critical memory regions without software intervention or fuse programming |
| High Endurance & Retention | 1M write cycles and >200-year data retention - validated for use in sealed, maintenance-free industrial sensors and metering devices |
Applications
| Industrial Sensor Calibration Storage | Embedded System Configuration |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients and linearization tables in temperature, pressure, or gas sensors deployed in harsh environments. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during power-on initialization via I²C; WP pin tied to VSS during calibration, then to VCC for field operation. Use Value: Prevents accidental corruption of calibrated values during field firmware updates while enabling reprogramming during service intervals. | Use Scenario: Holding boot-time configuration flags (e.g., UART baud rate, display brightness, network MAC address) in medical handheld devices and portable test equipment. IC Role / Device Role / Timing Role: I²C slave providing persistent parameter storage; accessed early in boot sequence before main application starts. Use Value: Enables user-customizable settings that survive power cycles and firmware upgrades without requiring battery-backed RAM. |
| Smart Meter Firmware Metadata | Automotive ECU Parameter Backup |
Use Scenario: Storing firmware version, update timestamp, and cryptographic signature hash in utility smart meters subject to AEC-Q100-compliant qualification. IC Role / Device Role / Timing Role: Secure metadata repository accessed only during firmware validation and update verification routines. Use Value: Hardware write-protection (WP = VCC) ensures integrity of signed firmware headers against malicious or erroneous overwrites. | Use Scenario: Backing up adaptive learning parameters (e.g., idle air control trim, fuel trim offsets) in engine control units operating across –40°C to +125°C ambient. IC Role / Device Role / Timing Role: Automotive-grade EEPROM interfacing directly with MCU I²C peripheral; leverages extended temperature support (E grade) and AEC-Q100 qualification. Use Value: Maintains learned engine behavior across ignition cycles and battery disconnect events without volatile memory refresh. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24LC02BT-I/SN | Same 2 Kbit capacity, 400 kHz I²C, 2.5–5.5 V, but in 8-lead SOIC (SN) package - larger footprint (4.9 × 3.9 mm vs. 3.0 × 3.0 mm) | Preferred where board space permits larger package and hand-soldering or legacy SOIC footprints are required | Select when MSOP layout constraints prevent use of SOIC; verify PCB land pattern matches C04-057-SN Rev F |
| AT24C02D-SSHM-T | 2 Kbit I²C EEPROM from Microchip (formerly Atmel); 1.7–5.5 V operation, 1 MHz max clock, 5 ms write time, same 8-lead MSOP (MS) package | Supports lower VCC (1.7 V) and higher speed (1 MHz), but lacks half-array write-protect - full array protected only via software lock bits | Choose for ultra-low-voltage systems or higher bandwidth needs; accept software-based protection model instead of hardware WP pin |
Compared with 24LC02BHT-I/MS, the 24LC02BT-I/SN offers identical electrical behavior in a larger SOIC package ideal for prototyping, while AT24C02D-SSHM-T extends voltage range and speed but replaces hardware write-protection with software-configurable lock bits - impacting security-critical configuration storage.
Availability
24LC02BHT-I/MS is available at Aetrix Electronics and suitable for industrial sensor calibration storage, embedded system configuration, smart meter firmware metadata, and automotive ECU parameter backup requiring stable component supply and long-term obsolescence management.
Supply support for 24LC02BHT-I/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design, manufacturing, and sales operations.
The 24LC02BHT-I/MS belongs to Microchip's 24XX02H family of I²C serial EEPROMs, designed specifically for reliable, low-power nonvolatile data storage in space-constrained industrial, automotive, and consumer applications where hardware write-protection and extended temperature operation are critical.
FAQ
What is the minimum VCC required for reliable operation of the 24LC02BHT-I/MS?
The 24LC02BHT-I/MS requires a minimum VCC of 2.5 V for guaranteed operation across its full industrial temperature range (–40°C to +85°C). Operation below 2.5 V is not specified and may result in incomplete write cycles or communication failures. This distinguishes it from the 24AA02H variant, which supports down to 1.7 V.
How does the WP pin function on the 24LC02BHT-I/MS, and what happens when it is tied to VCC?
When the WP pin of the 24LC02BHT-I/MS is tied to VCC, write operations to memory addresses 80h–FFh (upper 128 bytes) are inhibited; reads remain fully functional. Addresses 00h–7Fh remain writable. Tying WP to VSS enables full-array write access. This hardware-level protection is active immediately and requires no software configuration.
Can the A0, A1, and A2 pins of the 24LC02BHT-I/MS be left unconnected, and do they affect I²C addressing?
Yes, the A0, A1, and A2 pins of the 24LC02BHT-I/MS are not internally connected and may be left floating or tied to VSS/VCC with no functional impact. The device uses a fixed 4-bit I²C client address prefix '1010', and the three address bits are "don't care" - so the 24LC02BHT-I/MS always responds to control byte 1010xxx0 (write) or 1010xxx1 (read), regardless of A0–A2 state.
What is the maximum write cycle time for a page write operation on the 24LC02BHT-I/MS?
The maximum write cycle time for any write operation - whether single-byte or 8-byte page write - is 5 ms for the 24LC02BHT-I/MS. During this time, the device does not acknowledge I²C commands. Hosts must use acknowledge polling (repeated START + control byte with R/W=0) or fixed 5 ms delay to determine write completion before initiating subsequent operations.
Is the 24LC02BHT-I/MS qualified for automotive applications, and what standards does it meet?
Yes, the 24LC02BHT-I/MS is AEC-Q100 qualified for automotive applications. It meets Grade 2 temperature requirements (–40°C to +105°C) and is rated for industrial temperature range (–40°C to +85°C) per its I-temp designation. Its ESD protection (>4 kV), 1 million endurance cycles, and >200-year data retention support deployment in automotive ECUs, infotainment systems, and ADAS modules requiring long-term reliability.
24LC02BHT-I/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
24LC02BHT-I/MS FAQ
1.How can I place an order for 24LC02BHT-I/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC02BHT-I/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC02BHT-I/MS reliable?
The price and inventory of 24LC02BHT-I/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC02BHT-I/MS is usually 5 days.
3.What payment methods are accepted for 24LC02BHT-I/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC02BHT-I/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC02BHT-I/MS?
24LC02BHT-I/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC02BHT-I/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC02BHT-I/MS?
For technical support, including 24LC02BHT-I/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC02BHT-I/MS requirements.
6.How does Aetrix verify that 24LC02BHT-I/MS is sourced from the original manufacturer or authorized distributors?
All 24LC02BHT-I/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC02BHT-I/MS meets industry standards.
7.What is the process for return or replacement of 24LC02BHT-I/MS?
All 24LC02BHT-I/MS units undergo pre-shipment inspection (PSI). If there is an issue with 24LC02BHT-I/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC02BHT-I/MS part is unused and in its original packaging.
Return procedure for 24LC02BHT-I/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC02BHT-I/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

