Microchip Technology 24LC02BT-I/LT
- Part No.:
- 24LC02BT-I/LT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
24LC02BT-I/LT.pdf
- Description:
- IC EEPROM 2KBIT I2C SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:13,632
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC02BT-I/LT from Microchip Technology is a 2-Kbit I²C-compatible serial EEPROM organized as 256 × 8-bit memory with hardware write-protection, 8-byte page buffer, and operation down to 2.5V. It supports 400 kHz clock frequency, delivers ≤1 mA read current and ≤1 µA standby current (I-temp), and is qualified for industrial temperature range (–40°C to +85°C) in SC-70 package - used for firmware storage, calibration data retention, and configuration backup in space-constrained embedded systems.
For engineers reviewing the 24LC02BT-I/LT datasheet, 24LC02BT-I/LT pinout, 24LC02BT-I/LT application, or 24LC02BT-I/LT equivalent, key selection considerations include its 5-pin SC-70 footprint, VCC=2.5–5.5V supply constraint, fixed I²C address (1010xxx0/1), WP-controlled full-array write protection, and 5 ms max page write time - critical for low-power, noise-immune, and layout-sensitive designs.
Technical Context
The 24LC02BT-I/LT implements a two-wire I²C interface with Schmitt-trigger inputs and slope-controlled outputs to suppress ground bounce and bus noise. Its internal architecture includes an 8-byte page latch, address pointer auto-increment logic, and self-timed erase/write cycle controlled by an on-chip high-voltage generator.
It operates exclusively as a slave device, responding only to valid control bytes (1010xxxR/W) and acknowledging after each byte; during internal write cycles, it inhibits ACK to enable polling-based timing synchronization - ensuring deterministic bus arbitration in multi-device systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8-bit), sufficient for small firmware patches or sensor calibration tables |
| VCC Range | 2.5V to 5.5V - excludes sub-2.5V operation unlike 24AA02/24FC02 variants |
| Max Clock Frequency | 400 kHz at VCC ≥2.5V - limits maximum sustained write throughput to ~400 kbit/s |
| Page Write Buffer | 8 bytes - enables burst writes within single physical page (00–07, 08–0F, etc.) without rollover risk |
| Write Cycle Time | ≤5 ms per byte or page - defines minimum inter-write interval for reliable programming |
| Endurance & Retention | 1 million erase/write cycles; >200 years data retention - validated for long-life industrial deployments |
| Temp Range | Industrial: –40°C to +85°C - suitable for automotive ECUs, industrial controllers, and outdoor IoT nodes |
Pinout & Package
24LC02BT-I/LT uses the 5-lead SC-70 (Microchip package code LT) with 1.25 mm pitch, 2.00 mm × 1.25 mm body, and wettable flank capability for automated optical inspection. Pin 1 is SCL; Pin 2 is VSS; Pin 3 is SDA; Pin 4 is WP; Pin 5 is VCC. A0/A1/A2 are not connected internally and may be left floating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SCL (Pin 1) | Serial Clock Input | Asynchronous master-synchronized timing reference; requires external pull-up; must remain stable during SDA transitions |
| VSS (Pin 2) | Ground Reference | Primary return path for all internal logic and I/O; must be low-impedance to minimize ground bounce |
| SDA (Pin 3) | Bidirectional Data I/O | Open-drain bus line requiring external pull-up; changes only during SCL low except for START/STOP conditions |
| WP (Pin 4) | Hardware Write-Protect | Logic-high = full-array write inhibition; logic-low = normal read/write; no software lock required |
| VCC (Pin 5) | Power Supply | 2.5–5.5V input; decoupling capacitor (0.1 µF) recommended within 5 mm of pin for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt Trigger Inputs | Enables robust operation on noisy PCBs or long traces by rejecting sub-50 ns spikes and providing 0.05×VCC hysteresis |
| Output Slope Control | Prevents ground bounce-induced glitches during SDA/SCL transitions, eliminating need for series resistors |
| Page Write Buffer | Allows up to 8 sequential bytes to be loaded before initiating internal write - reduces host CPU overhead and bus occupancy |
| Hardware Write Protection | Physical WP pin disables all write operations when tied to VCC - prevents accidental overwrites during power-up/down or firmware updates |
| I²C Compatibility | Fully compliant with standard-mode (100 kHz) and fast-mode (400 kHz) I²C specifications - interoperable with MCU I²C peripherals without protocol translation |
Applications
| Configuration Storage | Firmware Patch Storage |
|---|---|
Use Scenario: Storing user-defined settings (e.g., display brightness, network SSID, sensor thresholds) in smart thermostats and industrial HMIs. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed via I²C during boot or runtime; retains values across power cycles. Use Value: Eliminates need for battery-backed SRAM; enables field-updatable settings without firmware reflash. | Use Scenario: Holding delta updates or hotfixes for microcontroller firmware in medical infusion pumps and PLC modules. IC Role / Device Role / Timing Role: Secondary code repository accessed only during safe update windows; verified before execution. Use Value: Reduces main flash wear; isolates patch storage from primary firmware image for safety-critical validation. |
| Calibration Data Backup | Secure Boot Key Storage |
Use Scenario: Saving factory-calibrated ADC offset/gain coefficients in precision test equipment and automotive ADAS sensors. IC Role / Device Role / Timing Role: Read-once-at-boot memory holding trim values applied during analog signal conditioning. Use Value: Ensures measurement accuracy across temperature and voltage variations without recalibration hardware. | Use Scenario: Storing cryptographic keys for secure boot verification in industrial gateways and edge AI accelerators. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile storage accessed early in boot sequence to validate firmware signature. Use Value: Provides hardware-enforced key isolation; WP pin prevents runtime key corruption during OTA updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA02T-I/LT | Wider VCC range (1.7–5.5V); same 2-Kbit size, SC-70 package, and I²C interface | Supports ultra-low-voltage systems (e.g., coin-cell-powered sensors) where 24LC02BT-I/LT cannot operate below 2.5V | Select when supply voltage may dip below 2.5V; verify timing margins at 1.7V–2.4V (100 kHz only) |
| AT24C02D-SSHM-T | Same 2-Kbit capacity, SOIC-8 package, 1.7–5.5V operation, and 400 kHz speed; AEC-Q100 qualified | SOIC-8 footprint requires PCB redesign; lacks SC-70 compactness but offers higher thermal mass and solder joint reliability | Choose for automotive-grade reliability in engine control or body electronics where SC-70 mechanical robustness is insufficient |
Compared with 24LC02BT-I/LT, 24AA02T-I/LT extends low-voltage operation but shares identical pinout and timing; AT24C02D-SSHM-T provides automotive qualification and SOIC-8 compatibility but demands layout change - making 24LC02BT-I/LT optimal for cost-sensitive, space-constrained industrial designs requiring guaranteed 2.5V+ operation.
Availability
24LC02BT-I/LT is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics devices, and consumer electronics requiring stable component supply, long-term data retention, and compact surface-mount packaging.
Supply support for 24LC02BT-I/LT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC02B family was designed specifically for reliable, low-power, I²C-based nonvolatile storage in resource-constrained embedded systems - emphasizing write endurance, noise immunity, and industrial temperature resilience.
FAQ
What is the minimum operating voltage for the 24LC02BT-I/LT?
The 24LC02BT-I/LT requires a minimum VCC of 2.5V, as specified in its Electrical Characteristics table. Unlike the 24AA02 variant, it is not rated for operation below 2.5V - attempting sub-2.5V supply will result in undefined behavior or failure to acknowledge I²C commands. Always maintain VCC ≥2.5V across the full industrial temperature range.
Does the 24LC02BT-I/LT support standard I²C addressing with multiple devices on one bus?
Yes, the 24LC02BT-I/LT uses a fixed 4-bit control code (1010) followed by three "don't care" bits, resulting in a base address of 0xA0 (write) / 0xA1 (read). Since A0–A2 pins are unconnected and unused, all 24LC02BT-I/LT devices share the same I²C address - requiring external multiplexing or dedicated bus segments for multi-device configurations.
How does the Write-Protect (WP) pin function on the 24LC02BT-I/LT?
On the 24LC02BT-I/LT, the WP pin is a hardwired enable/disable control: tying WP to VCC disables all write operations (including byte and page writes) while preserving read access; tying WP to VSS enables full read/write functionality. No internal register or software command overrides this hardware lock - making it ideal for protecting calibration data during field service.
What is the maximum page write size supported by the 24LC02BT-I/LT?
The 24LC02BT-I/LT supports an 8-byte page write buffer. Writes crossing physical page boundaries (e.g., starting at address 0x07 and writing 8 bytes) wrap around to the start of the same page instead of advancing to the next - so software must ensure all bytes in a single page write fall within addresses 0x00–0x07, 0x08–0x0F, etc. Exceeding 8 bytes triggers automatic rollover and data loss.
Is the 24LC02BT-I/LT RoHS compliant and AEC-Q100 qualified?
The 24LC02BT-I/LT is RoHS compliant per Microchip's DS20001709N documentation. However, only the 24LC02B automotive-grade variants (e.g., 24LC02BT-E/MNY) are AEC-Q100 qualified; the "I" temperature grade (industrial) in the 24LC02BT-I/LT part number indicates industrial qualification only - not automotive stress testing or failure rate certification.
24LC02BT-I/LT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
24LC02BT-I/LT FAQ
1.How can I place an order for 24LC02BT-I/LT through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC02BT-I/LT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC02BT-I/LT reliable?
The price and inventory of 24LC02BT-I/LT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC02BT-I/LT is usually 5 days.
3.What payment methods are accepted for 24LC02BT-I/LT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC02BT-I/LT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC02BT-I/LT?
24LC02BT-I/LT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC02BT-I/LT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC02BT-I/LT?
For technical support, including 24LC02BT-I/LT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC02BT-I/LT requirements.
6.How does Aetrix verify that 24LC02BT-I/LT is sourced from the original manufacturer or authorized distributors?
All 24LC02BT-I/LT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC02BT-I/LT meets industry standards.
7.What is the process for return or replacement of 24LC02BT-I/LT?
All 24LC02BT-I/LT units undergo pre-shipment inspection (PSI). If there is an issue with 24LC02BT-I/LT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC02BT-I/LT part is unused and in its original packaging.
Return procedure for 24LC02BT-I/LT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC02BT-I/LT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

