Microchip Technology 24LC04BH-E/MS
- Part No.:
- 24LC04BH-E/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
24LC04BH-E/MS.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,181
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC04BH-E/MS from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 1 µA standby current (I-temp), and hardware write-protect for half-array (100h–1FFh). It supports industrial (–40°C to +85°C) and extended (–40°C to +125°C) temperature ranges in an 8-lead MSOP package and is used for configuration storage in embedded controllers and sensor modules.
For engineers reviewing the 24LC04BH-E/MS datasheet, 24LC04BH-E/MS pinout, 24LC04BH-E/MS application, or 24LC04BH-E/MS equivalent, key selection considerations include VCC range compatibility (2.5V–5.5V), I²C timing compliance at 400 kHz, half-array write-protection behavior, and MSOP package thermal and layout constraints.
Technical Context
The 24LC04BH-E/MS implements a two-wire I²C interface with Schmitt-trigger inputs and slope-controlled outputs to suppress noise and eliminate ground bounce. Its internal address counter supports current-address, random, and sequential read modes, while the 16-byte page write buffer enables efficient bulk writes within physical page boundaries (00h–0Fh, 10h–1Fh, etc.).
Write protection is implemented via the WP pin: tied to VCC, it disables writes to addresses 100h–1FFh while allowing full read access; tied to VSS, full read/write operation is enabled. The device uses self-timed erase/write cycles with no external timing components required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (512 × 8), split into two independent 256-word blocks for flexible addressing |
| VCC Range | 2.5V to 5.5V - mandates minimum system rail voltage of 2.5V; not compatible with 1.8V logic domains |
| Max Clock Frequency | 400 kHz - defines maximum I²C bus speed; requires SCL rise/fall times ≤300 ns at VCC ≥2.5V |
| Page Write Buffer | 16 bytes - limits single write transaction to one physical page; crossing page boundary wraps data |
| Write Protection | Hardware-enabled half-array (100h–1FFh) - protects critical configuration data without firmware overhead |
| Endurance & Retention | 1 million erase/write cycles, >200 years data retention - suitable for infrequent but mission-critical updates |
| Temperature Range | –40°C to +125°C (Extended grade) - qualified for under-hood automotive and industrial edge nodes |
Pinout & Package
8-Lead MSOP (Micro Small Outline Package) with exposed pad option; body dimensions 3.0 mm × 3.0 mm × 1.0 mm, pitch 0.5 mm. Pin 1 marked by beveled corner or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection - may be left floating or tied to VSS/VCC without effect on operation |
| A1 | Address Input | No internal connection - unused; does not affect I²C client address (fixed as 1010xxx0/1) |
| A2 | Address Input | No internal connection - irrelevant for 24LC04BH; all variants use hard-coded 4-bit control code '1010' |
| VSS | Ground Reference | System return path for I/O and core logic; must be low-impedance for noise immunity |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up (2 kΩ typical for 400 kHz) |
| SCL | Serial Clock Input | Master-generated clock synchronizing all I²C transfers; Schmitt-trigger input rejects sub-50 ns noise spikes |
| WP | Write-Protect Control | Active-high enable: VCC = protect 100h–1FFh; VSS = full read/write access |
| VCC | Power Supply | Primary supply for EEPROM core and I/O buffers; bypass capacitor (100 nF) required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Ensures reliable I²C signal recognition in noisy environments (e.g., motor drives, power supplies) |
| Output slope control | Prevents ground bounce during SDA/SCL transitions, eliminating false Start/Stop detection |
| Page write capability | Reduces I²C transaction count by up to 16× versus byte-write mode, improving bus efficiency |
| Hardware write-protect | Eliminates need for software lock bits or authentication protocols to safeguard factory calibration data |
| 100 kHz / 400 kHz compatibility | Supports legacy and high-speed I²C masters without clock stretching or protocol translation |
Applications
| Industrial Sensor Calibration | Automotive Body Controller |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed once per power cycle during initialization; I²C reads occur at <10 Hz. Use Value: Enables field-replaceable sensor modules without reprogramming host MCU; WP pin prevents accidental overwrites during diagnostics. | Use Scenario: Holding door-lock actuator fault logs and seat-position memory in Class B automotive ECUs. IC Role / Device Role / Timing Role: Persistent event recorder with timestamped entries written during CAN message interrupts. Use Value: Meets AEC-Q100 Grade 1 requirements; 125°C rating ensures reliability in cabin-temperature zones near HVAC ducts. |
| Medical Infusion Pump | Smart Energy Meter |
Use Scenario: Retaining drug library parameters and dose history across battery swaps in portable infusion systems. IC Role / Device Role / Timing Role: Secure parameter vault accessed only by authenticated firmware; WP pin locked to VCC during normal operation. Use Value: Achieves >200-year data retention for regulatory audit trails; 1 µA standby current extends battery life beyond 5 years. | Use Scenario: Storing tariff schedules, metering constants, and tamper-event flags in ANSI C12.20-compliant electricity meters. IC Role / Device Role / Timing Role: Dual-block architecture allows simultaneous update of active tariff table (block 0) while retaining fallback schedule (block 1). Use Value: Enables zero-downtime firmware updates; hardware write-protect prevents corruption during brown-out conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04H-I/MS | Wider VCC range (1.7V–5.5V); lower 100 kHz max clock below 2.5V; same pinout/package | Supports 1.8V systems; unsuitable where 400 kHz timing is required at VCC < 2.5V | Select when interfacing with ultra-low-voltage MCUs or battery-powered devices with dynamic rail scaling |
| AT24C04D-MAHM-T | Same 4-Kbit capacity, 1.7V–5.5V VCC, 1 MHz clock; different I²C address mapping (1010xxxR/W) | Requires address bit remapping in host firmware; higher speed enables faster firmware updates | Choose for designs needing 1 MHz I²C throughput or tighter integration with Atmel/Microchip ecosystem tools |
Compared with 24LC04BH-E/MS, the 24AA04H-I/MS offers broader voltage flexibility at the cost of reduced speed below 2.5V, while the AT24C04D-MAHM-T delivers higher bandwidth but requires firmware address adjustments and lacks AEC-Q100 qualification.
Availability
24LC04BH-E/MS is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive body control units, medical infusion pumps, and smart energy metering requiring stable component supply across extended temperature and long-lifecycle programs.
Supply support for 24LC04BH-E/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC04BH belongs to Microchip's 24XX04H family of I²C EEPROMs, designed specifically for robust, low-power nonvolatile storage in automotive, industrial, and medical applications demanding AEC-Q100 qualification and extended temperature operation.
FAQ
What is the maximum I²C clock frequency supported by the 24LC04BH-E/MS?
The 24LC04BH-E/MS supports a maximum I²C clock frequency of 400 kHz when VCC is between 2.5V and 5.5V. This is specified in the Device Selection Table and confirmed in AC Characteristics (Table 1-2, Param No. 1). Operation at 100 kHz is not required or supported for this variant - unlike the 24AA04H, the 24LC04BH-E/MS does not operate below 2.5V and therefore has no 100 kHz mode.
How does the WP pin function on the 24LC04BH-E/MS?
On the 24LC04BH-E/MS, the WP pin is a hardware write-protect control. When tied to VCC, writes to memory addresses 100h–1FFh are inhibited while reads remain fully functional; when tied to VSS, full read/write access to the entire 000h–1FFh address space is enabled. This behavior is documented in Section 2.4 and Figure 6-3 of the datasheet DS20002119C.
Is the 24LC04BH-E/MS AEC-Q100 qualified?
Yes, the 24LC04BH-E/MS is explicitly listed as "Automotive AEC-Q100 Qualified" in the Features section of DS20002119C. The "E" suffix in the part number denotes Extended temperature grade (–40°C to +125°C), which aligns with AEC-Q100 Grade 1 requirements. This qualification applies to the full 24LC04BH family, including the MSOP package variant.
What is the page size and write buffer depth of the 24LC04BH-E/MS?
The 24LC04BH-E/MS has a 16-byte page write buffer and a physical page size of 16 bytes (addresses 00h–0Fh, 10h–1Fh, etc.). Page writes are limited to within a single physical page boundary; attempting to cross a boundary causes wraparound within that page. This is defined in Section 6.2 and Figure 6-2 of DS20002119C.
Are pins A0, A1, and A2 functional on the 24LC04BH-E/MS?
No - pins A0, A1, and A2 are not connected internally on the 24LC04BH-E/MS. As stated in Section 2.1 and Table 2-1 of DS20002119C, these pins are "not used by the 24XX04H" and may be left floating or tied to VSS/VCC without affecting device operation or I²C addressing, which uses a fixed 4-bit control code '1010'.
24LC04BH-E/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
24LC04BH-E/MS FAQ
1.How can I place an order for 24LC04BH-E/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC04BH-E/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC04BH-E/MS reliable?
The price and inventory of 24LC04BH-E/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC04BH-E/MS is usually 5 days.
3.What payment methods are accepted for 24LC04BH-E/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC04BH-E/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC04BH-E/MS?
24LC04BH-E/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC04BH-E/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC04BH-E/MS?
For technical support, including 24LC04BH-E/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC04BH-E/MS requirements.
6.How does Aetrix verify that 24LC04BH-E/MS is sourced from the original manufacturer or authorized distributors?
All 24LC04BH-E/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC04BH-E/MS meets industry standards.
7.What is the process for return or replacement of 24LC04BH-E/MS?
All 24LC04BH-E/MS units undergo pre-shipment inspection (PSI). If there is an issue with 24LC04BH-E/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC04BH-E/MS part is unused and in its original packaging.
Return procedure for 24LC04BH-E/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC04BH-E/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

