Microchip Technology 24LC04BH-E/P
- Part No.:
- 24LC04BH-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
24LC04BH-E/P.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,494
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC04BH-E/P from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 1 µA standby current, and hardware write-protect for the upper half-array (100h–1FFh). It supports industrial (–40°C to +85°C) and extended (–40°C to +125°C) temperature ranges in PDIP-8 packaging and is used for configuration storage in embedded controllers and power management systems.
For engineers reviewing the 24LC04BH-E/P datasheet, 24LC04BH-E/P pinout, 24LC04BH-E/P application, or 24LC04BH-E/P equivalent, key selection criteria include VCC range (2.5–5.5V), I²C timing compliance at 400 kHz, half-array write-protection behavior, endurance (>1 million cycles), and PDIP-8 mechanical compatibility with legacy through-hole designs.
Technical Context
The 24LC04BH-E/P implements a two-wire I²C interface with Schmitt-trigger inputs and slope-controlled outputs to suppress noise and eliminate ground bounce. Its internal address counter enables current-address, random, and sequential read modes, while the 16-byte page buffer supports efficient burst writes within physical page boundaries (00h–0Fh, 10h–1Fh, etc.).
Write protection is implemented via the WP pin: tied to VSS enables full-array writes; tied to VCC disables writes to addresses 100h–1FFh only. Acknowledge polling is supported to detect write-cycle completion without fixed delays, and the device does not generate ACK during internal erase/write operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (512 × 8), split into two independent 256-word blocks for flexible addressing |
| VCC Range | 2.5V to 5.5V - ensures compatibility with 3.3V and 5V logic systems; excludes sub-2.5V operation unlike 24AA04H |
| Max Clock Frequency | 400 kHz - defines maximum I²C bus speed under all valid VCC conditions (no 1 MHz support) |
| Write Cycle Time | 5 ms maximum - determines minimum time between write commands; impacts firmware timeout design |
| Endurance | 1,000,000 erase/write cycles - specifies guaranteed reprogrammability before wear-out failure |
| Data Retention | 200 years - ensures nonvolatile data integrity over product lifetime without refresh |
| Temp Range | –40°C to +125°C (Extended grade) - validated for under-hood automotive and industrial environments |
Pinout & Package
24LC04BH-E/P is supplied in an 8-lead Plastic Dual In-Line Package (PDIP) with 300-mil body width, standard through-hole mounting, and JEDEC MS-001AC footprint. Pin 1 is marked by a notch or bevel on the package top edge.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection; may be left floating or tied to VSS/VCC without effect on operation |
| A1 | Address Input | No internal connection; no impact on device addressing or functionality |
| A2 | Address Input | No internal connection; unused per datasheet Table 2-1 and Section 2.1 |
| VSS | Ground Reference | Primary return path for all internal circuitry and I/O; must be low-impedance |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up resistor (2–10 kΩ depending on speed) |
| SCL | Serial Clock Input | Input-only synchronous clock; controls timing of all I²C transfers |
| WP | Write-Protect Control | Logic-high (VCC) enables half-array protection (100h–1FFh); logic-low (VSS) disables protection |
| VCC | Power Supply | Supplies core logic and EEPROM array; must remain stable within 2.5–5.5V during all operations |
Key Features
| Feature | Design Value |
|---|---|
| Half-Array Hardware Write-Protection | Physically blocks writes to memory addresses 100h–1FFh when WP = VCC, preserving critical calibration or security data |
| 16-Byte Page Write Buffer | Reduces I²C transaction overhead by allowing up to 16 bytes to be loaded before triggering internal write cycle |
| Schmitt Trigger Inputs | Rejects bus noise up to 50 ns spikes (TSP parameter), improving reliability in electrically noisy environments |
| Self-Timed Erase/Write Cycle | Eliminates need for external timing control; host uses ACK polling instead of fixed delays |
| ESD Protection >4 kV | Meets IEC 61000-4-2 Level 3 requirements, reducing risk of handling damage during assembly |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module (BCM) |
|---|---|
Use Scenario: Storing calibrated sensor offsets, I/O mapping tables, and user-defined operational modes in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding persistent settings across power cycles; accessed infrequently via I²C during boot or reconfiguration. Use Value: Enables field-upgradable logic without firmware changes; 200-year retention ensures data integrity over equipment lifetime. | Use Scenario: Saving seat position memory, mirror presets, and lighting profiles in vehicle body control units. IC Role / Device Role / Timing Role: Dedicated EEPROM for user preference storage, isolated from main MCU flash to prevent corruption during updates. Use Value: WP pin allows permanent locking of factory-calibrated parameters (e.g., CAN node IDs) while permitting user-write access to remaining memory. |
| Medical Infusion Pump Calibration | Smart Energy Meter Firmware Parameters |
Use Scenario: Recording flow-rate calibration coefficients, dose history logs, and safety-critical alarm thresholds in Class II medical devices. IC Role / Device Role / Timing Role: Safety-isolated nonvolatile memory storing traceable calibration data required for regulatory compliance (IEC 62304). Use Value: 1M-cycle endurance supports daily recalibration; extended temperature rating validates operation during sterilization cycles. | Use Scenario: Holding tariff schedules, metering constants, and communication keys in ANSI C12.22-compliant utility meters. IC Role / Device Role / Timing Role: Secure parameter store accessible only by authenticated host MCU; WP pin prevents accidental overwrite of cryptographic keys. Use Value: Hardware write-protection eliminates software vulnerability to malicious or erroneous writes targeting sensitive configuration space. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04H-I/P | Lower VCC min (1.7V), same 4-Kbit size and PDIP-8 package; lacks extended temperature grade | Valid for 1.7–3.6V systems (e.g., battery-powered IoT nodes); not qualified for >85°C operation | Select when sub-2.5V supply is required and extended temp is unnecessary |
| AT24C04-PU | Same 4-Kbit capacity, 1.8–5.5V VCC, 400 kHz I²C, but uses different write-protection scheme (software-configurable block lock) | Requires firmware-level protection management; no hardware WP pin - less robust against SW faults | Choose when flexibility in protected region size is needed and SW control is acceptable |
Compared with 24LC04BH-E/P, the 24AA04H-I/P offers wider voltage range but sacrifices extended temperature capability, while the AT24C04-PU replaces hardware write-protection with software control - increasing design complexity but enabling dynamic lock/unlock of arbitrary memory regions.
Availability
24LC04BH-E/P is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, medical instrumentation, and smart metering applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 24LC04BH-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and memory products, with a focus on high-reliability embedded solutions.
The 24LC04BH belongs to Microchip's 24XX04H family of I²C EEPROMs designed for robust, low-power nonvolatile storage in space-constrained and thermally demanding applications where data integrity and long-term retention are critical.
FAQ
What is the minimum VCC required for reliable operation of the 24LC04BH-E/P?
The 24LC04BH-E/P requires a minimum VCC of 2.5V for guaranteed operation across its full temperature range. Unlike the 24AA04H variant, it is not rated for operation below 2.5V - attempting to power the 24LC04BH-E/P at 1.8V or 2.2V may result in undefined behavior, failed writes, or loss of I²C communication. This specification is explicitly defined in the Device Selection Table and Electrical Characteristics section of DS20002119C.
How does the WP pin function on the 24LC04BH-E/P?
On the 24LC04BH-E/P, the WP pin provides hardware-level write protection for the upper half of memory (addresses 100h–1FFh). When WP is tied to VCC, writes to that 256-byte block are inhibited; reads remain fully functional. When WP is tied to VSS, full-array write access is enabled. This behavior is fixed and cannot be overridden by software commands - ensuring protection even if firmware is compromised. The 24LC04BH-E/P datasheet confirms this in Section 2.4 and Figure 6-3.
Can the 24LC04BH-E/P be used in place of the 24AA04H-I/P on the same PCB?
No - although both share identical PDIP-8 pinout and 4-Kbit capacity, the 24LC04BH-E/P and 24AA04H-I/P differ in VCC range (2.5–5.5V vs. 1.7–5.5V) and temperature qualification (E-grade up to +125°C vs. I-grade only to +85°C). Substituting them without verifying system voltage margins and thermal environment risks functional failure. The 24LC04BH-E/P is not a drop-in replacement for the 24AA04H-I/P unless the design operates strictly within 2.5–5.5V and requires extended temperature support.
What is the maximum number of bytes that can be written in a single page write operation for the 24LC04BH-E/P?
The 24LC04BH-E/P supports a maximum of 16 bytes per page write operation, as defined by its on-chip 16-byte page buffer. Attempting to write more than 16 bytes before issuing a Stop condition causes address wraparound within the current page - overwriting earlier bytes rather than advancing to the next page. Physical page boundaries align to 16-byte intervals (e.g., 00h–0Fh, 10h–1Fh), and crossing these boundaries during a single page write is not supported. This is documented in Section 6.2 and Figure 6-2 of DS20002119C.
Does the 24LC04BH-E/P support 1 MHz I²C clock frequency?
No - the 24LC04BH-E/P is rated for a maximum I²C clock frequency of 400 kHz under all valid operating conditions (2.5V ≤ VCC ≤ 5.5V). While the 24FC04H variant in the same family supports 1 MHz, the 24LC04BH-E/P does not. Using SCL frequencies above 400 kHz violates AC timing specifications (Table 1-2, Param. No. 1), risking data corruption, missed ACKs, or bus lockup. This limitation is explicitly stated in the Device Selection Table and confirmed in the AC Characteristics section.
24LC04BH-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
24LC04BH-E/P FAQ
1.How can I place an order for 24LC04BH-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC04BH-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC04BH-E/P reliable?
The price and inventory of 24LC04BH-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC04BH-E/P is usually 5 days.
3.What payment methods are accepted for 24LC04BH-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC04BH-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC04BH-E/P?
24LC04BH-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC04BH-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC04BH-E/P?
For technical support, including 24LC04BH-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC04BH-E/P requirements.
6.How does Aetrix verify that 24LC04BH-E/P is sourced from the original manufacturer or authorized distributors?
All 24LC04BH-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC04BH-E/P meets industry standards.
7.What is the process for return or replacement of 24LC04BH-E/P?
All 24LC04BH-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 24LC04BH-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC04BH-E/P part is unused and in its original packaging.
Return procedure for 24LC04BH-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC04BH-E/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

