Microchip Technology 24LC04B-I/SNG
- Part No.:
- 24LC04B-I/SNG
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
24LC04B-I/SNG.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,556
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC04B-I/SNG from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 1 µA standby current, and hardware write-protection via the WP pin - used for nonvolatile parameter storage in embedded control modules.
For engineers reviewing the 24LC04B-I/SNG datasheet, 24LC04B-I/SNG pinout, 24LC04B-I/SNG application, or 24LC04B-I/SNG equivalent, key selection criteria include I²C voltage compatibility (2.5V min), industrial temperature range (-40°C to +85°C), 16-byte page write buffer, endurance (>1 million cycles), and package-specific pin mapping for SOIC-8 (SNG).
Technical Context
The 24LC04B-I/SNG implements a two-wire I²C interface with Schmitt-trigger inputs and slope-controlled outputs to suppress noise and eliminate ground bounce. It supports standard-mode (100 kHz) and fast-mode (400 kHz) signaling, with internal address pointer auto-increment and ACK polling for write-cycle completion detection.
Memory access uses a 4-bit device code (1010) followed by block-select bit (B0) and R/W bit; no A0–A2 pins are internally connected. Page writes are limited to 16-byte boundaries within a single physical page, requiring software management to avoid wraparound.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (2 × 256 × 8-bit blocks), enabling compact configuration storage without external address latches |
| VCC Range | 2.5V to 5.5V - requires minimum 2.5V supply; not functional below 2.5V unlike 24AA04/24FC04 variants |
| Max Clock Frequency | 400 kHz at VCC ≥ 2.5V - limits bus throughput vs. 1 MHz 24FC04 but ensures robustness in noisy industrial environments |
| Page Write Buffer | 16 bytes - reduces I²C transaction count for multi-byte updates, improving system-level write efficiency |
| Write Cycle Time | 5 ms maximum - defines worst-case blocking time for host firmware during nonvolatile write operations |
| Endurance | 1,000,000 erase/write cycles - supports long-term field deployment in telemetry and calibration applications |
| Data Retention | Greater than 200 years - ensures configuration integrity across product lifecycle without refresh |
Pinout & Package
24LC04B-I/SNG is supplied in an 8-lead narrow SOIC package (SNG), with 1.27 mm pitch, 3.90 mm body width, and standard JEDEC MS-012AC footprint. Pin 1 is marked with a notch or beveled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection; may be left floating or tied to VSS/VCC without affecting operation |
| A1 | Address Input | No internal connection; unused per device architecture - eliminates need for external pull-up/down resistors |
| A2 | Address Input | No internal connection; simplifies PCB layout by removing address pin routing constraints |
| VSS | Ground | Reference return path for all digital and memory circuitry; must be low-impedance for stable I²C signaling |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up (2 kΩ typical for 400 kHz); carries addresses, data, and ACK/NACK |
| SCL | Serial Clock Input | Master-generated clock synchronizing all I²C transfers; Schmitt-trigger input rejects noise on rising/falling edges |
| WP | Write-Protect Control | Logic-high disables all write operations (entire 000–1FFh array); enables safe read-only mode during firmware updates |
| VCC | Power Supply | 2.5V–5.5V supply input; powers EEPROM core, interface logic, and internal high-voltage generator for write cycles |
Key Features
| Feature | Design Value |
|---|---|
| I²C Compatibility | Fully compliant with Philips I²C-bus specification, supporting standard and fast modes without protocol translation |
| Hardware Write-Protection | Dedicated WP pin enables system-level lockout of memory writes - critical for preventing accidental corruption in fielded devices |
| Noise Immunity | Schmitt-trigger inputs and output slope control suppress EMI-induced glitches, ensuring reliable operation in motor-drive or power-conversion environments |
| Low-Power Operation | 1 µA max standby current at I-temp allows integration into battery-backed systems with multi-year shelf life |
| Page Write Capability | 16-byte buffer reduces I²C overhead by up to 16× versus byte-write, accelerating firmware parameter updates |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and linearization tables in pressure or temperature transmitters. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 200-year retention and >1M endurance for recalibration cycles. Use Value: Eliminates need for external backup batteries or supercapacitors while maintaining traceability and regulatory compliance. | Use Scenario: Holding user-configurable therapy parameters (e.g., dose limits, alarm thresholds) in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant configuration memory with hardware write-protection enabled during runtime. Use Value: Prevents unauthorized or accidental modification of safety-critical settings without physical access to WP pin. |
| Automotive Body Control Module | Smart Energy Metering |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door-lock behavior in automotive BCMs. IC Role / Device Role / Timing Role: AEC-Q100 qualified EEPROM providing robust I²C communication over vehicle battery voltage fluctuations. Use Value: Ensures reliable recall of user preferences after ignition cycle, even under cold-crank (≥2.5V) conditions. | Use Scenario: Storing tariff schedules, billing registers, and meter calibration constants in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Industrial-temperature EEPROM interfacing directly with metrology SoCs via isolated I²C buses. Use Value: Meets 20+ year field lifetime requirements with <1 µA leakage, minimizing self-discharge impact on backup power. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04-I/SNG | Lower VCC min (1.7V), same 400 kHz max, identical SOIC-8 pinout and memory map | Enables operation in 1.8V systems where 24LC04B-I/SNG cannot function | Select when supply voltage may dip below 2.5V; verify timing margins at 1.7V–2.5V range |
| 24FC04-I/SNG | 1 MHz max clock, 1.7V–5.5V VCC, same pinout and memory organization | Supports higher-speed I²C buses in bandwidth-constrained designs (e.g., real-time logging) | Choose for faster write throughput; confirm host controller supports 1 MHz I²C mode |
Compared with 24LC04B-I/SNG, 24AA04-I/SNG extends low-voltage operation but retains identical packaging and interface behavior, while 24FC04-I/SNG delivers 2.5× faster clock support at full voltage range - both require no PCB changes but differ in supply and speed constraints.
Availability
24LC04B-I/SNG is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and automotive body control modules requiring stable component supply with guaranteed long-term availability and RoHS-compliant packaging.
Supply support for 24LC04B-I/SNG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC04B-I/SNG belongs to Microchip's legacy 24XX04 family of I²C EEPROMs, designed specifically for cost-sensitive, space-constrained embedded systems requiring reliable nonvolatile storage with minimal external components.
FAQ
What is the minimum supply voltage required for reliable operation of the 24LC04B-I/SNG?
The 24LC04B-I/SNG requires a minimum VCC of 2.5V for guaranteed operation across its full industrial temperature range (-40°C to +85°C). Unlike the 24AA04 or 24FC04 variants, it is not specified for operation below 2.5V - attempting to power the 24LC04B-I/SNG at 1.8V will result in undefined behavior or failure to respond on the I²C bus.
Does the 24LC04B-I/SNG support page writes, and what is the maximum number of bytes per page?
Yes, the 24LC04B-I/SNG supports page writes with a 16-byte buffer. Each page write operation can transfer up to 16 bytes in a single I²C transaction before the internal write cycle begins. Crossing a 16-byte page boundary causes wraparound within the same page - software must ensure address alignment to avoid unintended overwrites.
How does the Write-Protect (WP) pin function on the 24LC04B-I/SNG?
When the WP pin of the 24LC04B-I/SNG is tied to VCC, all write operations (byte and page) to the entire 4-Kbit memory array (addresses 000h–1FFh) are inhibited; read operations remain fully functional. Tying WP to VSS enables normal read/write access. This hardware-level protection operates independently of I²C commands and requires no firmware intervention.
Is the 24LC04B-I/SNG AEC-Q100 qualified, and for which grade?
Yes, the 24LC04B-I/SNG is AEC-Q100 qualified for Grade 3 (–40°C to +85°C), matching its industrial temperature rating. This qualification confirms reliability for automotive body electronics applications such as door modules, lighting controllers, and seat memory systems - verified through stress testing including HTOL, TC, and ESD.
What are the valid I²C device addresses for the 24LC04B-I/SNG?
The 24LC04B-I/SNG uses a fixed 4-bit device code of 1010b. Pins A0–A2 are not internally connected, so the full 7-bit slave address is always 1010XXXb, where the last three bits are "don't care." The block-select bit (B0) occupies bit 0 of the word address byte, not the device address - making the effective address space two independent 256-byte blocks.
24LC04B-I/SNG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
24LC04B-I/SNG FAQ
1.How can I place an order for 24LC04B-I/SNG through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC04B-I/SNG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC04B-I/SNG reliable?
The price and inventory of 24LC04B-I/SNG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC04B-I/SNG is usually 5 days.
3.What payment methods are accepted for 24LC04B-I/SNG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC04B-I/SNG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC04B-I/SNG?
24LC04B-I/SNG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC04B-I/SNG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC04B-I/SNG?
For technical support, including 24LC04B-I/SNG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC04B-I/SNG requirements.
6.How does Aetrix verify that 24LC04B-I/SNG is sourced from the original manufacturer or authorized distributors?
All 24LC04B-I/SNG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC04B-I/SNG meets industry standards.
7.What is the process for return or replacement of 24LC04B-I/SNG?
All 24LC04B-I/SNG units undergo pre-shipment inspection (PSI). If there is an issue with 24LC04B-I/SNG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC04B-I/SNG part is unused and in its original packaging.
Return procedure for 24LC04B-I/SNG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC04B-I/SNG Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
