Microchip Technology 24LC04B-I/ST
- Part No.:
- 24LC04B-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
24LC04B-I/ST.pdf
- Description:
- IC EEPROM 4KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:962
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC04B-I/ST from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 5 ms max page write time, and industrial temperature range (–40°C to +85°C). It delivers low-power operation (1 µA standby, 1 mA read), hardware write-protection via WP pin, and Schmitt-trigger inputs for noise immunity in embedded control and sensor calibration applications.
For engineers reviewing the 24LC04B-I/ST datasheet, 24LC04B-I/ST pinout, 24LC04B-I/ST application, or 24LC04B-I/ST equivalent, key selection considerations include its 8-pin SOIC package, I²C address structure (1010xxxR/W), 16-byte page buffer, endurance of 1 million cycles, and compatibility with standard 2-wire bus timing requirements at 400 kHz under 2.5V–5.5V supply.
Technical Context
The 24LC04B-I/ST implements a two-wire I²C interface with open-drain SDA/SCL pins, internal address pointer, and block-select addressing using the B0 bit in the control byte. Its memory architecture supports byte and page writes (up to 16 bytes per page), with automatic wrap-around on page boundary overflow and self-timed erase/write cycles.
It features Schmitt-trigger inputs and output slope control to suppress ground bounce and bus noise, ensuring reliable communication in electrically noisy environments. The WP pin provides hardware-level write protection for the full 4-Kbit array (addresses 000h–1FFh), independent of software commands.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (2 × 256 × 8-bit blocks), enabling storage of configuration data or calibration coefficients across two independent sectors. |
| Interface | I²C-compatible two-wire serial interface (SDA/SCL), requiring only two MCU GPIOs and pull-up resistors - no additional protocol logic needed. |
| Supply Voltage | 2.5V to 5.5V - compatible with 3.3V and 5V systems but not 1.8V logic domains; excludes sub-2.5V operation unlike 24AA04. |
| Max Clock Frequency | 400 kHz at VCC ≥ 2.5V - supports faster firmware updates than 100 kHz legacy I²C, with defined timing margins per AC table. |
| Page Write Buffer | 16-byte page buffer - reduces write transaction count by up to 16× versus byte-write mode, improving system-level throughput. |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention - suitable for long-life industrial deployments without field recalibration. |
| Write Protection | Hardware WP pin - ties to VCC to lock entire memory (000h–1FFh); no firmware dependency or security vulnerability from software glitches. |
Pinout & Package
24LC04B-I/ST is supplied in an 8-lead SOIC (SN) package per Microchip drawing C04-057-SN Rev F, with 3.90 mm body width, 1.27 mm pitch, and gull-wing leads. Pin 1 is marked with a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection - may be left floating or tied to VSS/VCC without affecting device operation or I²C address. |
| A1 | Address Input | No internal connection - unused; does not contribute to device addressing or functionality. |
| A2 | Address Input | No internal connection - functionally inert; presence in SOIC pinout reflects family pin compatibility, not active use. |
| VSS | Ground | Reference return path for all internal circuitry and I/O; must be connected to system GND with low-impedance trace. |
| SDA | Serial Data I/O | Open-drain bidirectional bus line - requires external pull-up resistor (2 kΩ typical for 400 kHz); changes only during SCL low except for Start/Stop. |
| SCL | Serial Clock Input | Input-only clock line - driven by host MCU; synchronizes all data transfers and defines timing windows for setup/hold validation. |
| WP | Write-Protect Control | Active-high enable - tied to VCC disables all writes (read-only mode); tied to VSS enables full read/write access. |
| VCC | Power Supply | Primary power input - must be stable between 2.5V and 5.5V; decoupling capacitor (0.1 µF ceramic) required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt Trigger Inputs | 0.05 VCC hysteresis on SDA/SCL - rejects fast transients and EMI-induced glitches without external filtering components. |
| Output Slope Control | Controlled SDA fall time (20+0.1CB ns) - prevents ground bounce and overshoot that could corrupt adjacent signals on shared PCB planes. |
| Page Write Capability | 16-byte buffer with auto-incrementing lower address bits - enables efficient bulk writes within a single physical page (00h–0Fh, 10h–1Fh, etc.) without host-side address management. |
| Hardware Write-Protection | WP pin directly gates internal write logic - eliminates risk of accidental overwrites during power-up/down or firmware faults. |
| I²C Timing Compliance | Fully specified for 400 kHz operation at 2.5V–5.5V - meets standard-mode I²C timing budgets (THIGH ≥ 600 ns, TLOW ≥ 1300 ns) without margin violation. |
Applications
| Industrial Sensor Calibration | Medical Device Configuration Storage |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during power-on initialization via I²C; WP pin hardwired to VSS for runtime writes during field recalibration. Use Value: Enables field-serviceable calibration without firmware update; 1M-cycle endurance supports >10 recalibrations/year over 10-year product life. | Use Scenario: Holding user-configurable therapy parameters (e.g., dose limits, alarm thresholds) in portable infusion pumps. IC Role / Device Role / Timing Role: Secure configuration vault - WP tied to VCC after initial setup to prevent unauthorized parameter changes during operation. Use Value: Meets IEC 62304 safety requirements for immutable critical settings; >200-year data retention ensures integrity across device lifetime. |
| Automotive Body Control Module | Consumer Appliance Settings Memory |
Use Scenario: Saving seat/mirror position presets and lighting profiles in AEC-Q100 qualified body control units. IC Role / Device Role / Timing Role: I²C slave storing user preferences; operates across –40°C to +85°C with 400 kHz bus speed synchronized to main MCU clock. Use Value: Qualified to AEC-Q100 Grade 2 - withstands automotive thermal cycling and vibration without data corruption. | Use Scenario: Retaining cooking program selections and timer values in smart ovens after power loss. IC Role / Device Role / Timing Role: Low-power EEPROM interfaced to 3.3V microcontroller; standby current ≤1 µA extends battery backup runtime during outages. Use Value: 1 µA max standby current minimizes coin-cell drain in backup power circuits; SOIC package simplifies rework on high-volume consumer PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04-I/ST | Wider VCC range (1.7V–5.5V); supports 100 kHz below 2.5V; same 4-Kbit organization and SOIC-8 package. | Enables direct use in 1.8V systems where 24LC04B-I/ST cannot operate; lower max clock frequency at low voltage reduces throughput. | Select 24AA04-I/ST when interfacing with 1.8V MCUs or battery-powered devices needing sub-2.5V operation. |
| AT24C04-10PU-2.7 | Same 4-Kbit size, I²C interface, and SOIC-8 package; rated for 1 MHz at 2.7V–5.5V; 100-year data retention spec. | Higher max clock frequency allows faster bulk writes; slightly lower endurance (100K cycles vs. 1M) and shorter retention period. | Choose AT24C04-10PU-2.7 when system clock budget permits 1 MHz I²C and 100K-cycle endurance suffices for expected field usage. |
Compared with 24LC04B-I/ST, the 24AA04-I/ST extends voltage flexibility at the cost of reduced speed below 2.5V, while the AT24C04-10PU-2.7 trades endurance and retention for higher-speed operation - making each suitable for distinct power, timing, and lifetime requirements.
Availability
24LC04B-I/ST is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, and automotive body electronics requiring stable component supply, long-term manufacturability, and AEC-Q100 compliance.
Supply support for 24LC04B-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for embedded systems.
The 24LC04B belongs to Microchip's 24XX04 family of I²C EEPROMs, designed specifically for reliable, low-power parameter storage in space-constrained, noise-prone environments across industrial, medical, and automotive applications.
FAQ
What is the maximum I²C clock frequency supported by the 24LC04B-I/ST?
The 24LC04B-I/ST supports a maximum I²C clock frequency of 400 kHz when operated within its specified VCC range of 2.5V to 5.5V. This is confirmed in the Device Selection Table and AC Characteristics section of the DS20001708P datasheet. Operation below 2.5V is not permitted for this variant, distinguishing it from the 24AA04 which supports 100 kHz down to 1.7V.
Does the 24LC04B-I/ST require external pull-up resistors on SDA and SCL lines?
Yes, the 24LC04B-I/ST requires external pull-up resistors on both SDA and SCL lines because these pins are open-drain. The datasheet recommends 2 kΩ for 400 kHz operation. Without pull-ups, the bus cannot achieve valid HIGH states, preventing Start/Stop detection and data transmission - a fundamental requirement of I²C bus operation.
How many write cycles can the 24LC04B-I/ST endure before failure?
The 24LC04B-I/ST is rated for more than 1,000,000 erase/write cycles at +25°C and 5.5V in page mode, as specified in Table 1-2 (Param. No. 18) of the DS20001708P datasheet. This endurance level ensures robust performance in applications requiring frequent updates, such as logging or calibration adjustment, over extended service life.
What is the function of the A0, A1, and A2 pins on the 24LC04B-I/ST?
The A0, A1, and A2 pins on the 24LC04B-I/ST are not internally connected and serve no functional purpose. As stated in Section 2.1 and Table 2-1 of the datasheet, they may be left floating or tied to VSS or VCC without affecting device behavior, addressing, or I²C communication - unlike higher-density variants (e.g., 24LC256) where these pins configure device address.
Is the 24LC04B-I/ST qualified for automotive applications?
Yes, the 24LC04B-I/ST is explicitly listed as Automotive AEC-Q100 Qualified in the Features section of the DS20001708P datasheet. This qualification covers the industrial temperature grade (–40°C to +85°C), confirming reliability under automotive thermal, vibration, and electrical stress conditions - making it suitable for body control modules and other non-safety-critical vehicle subsystems.
24LC04B-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
24LC04B-I/ST FAQ
1.How can I place an order for 24LC04B-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC04B-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC04B-I/ST reliable?
The price and inventory of 24LC04B-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC04B-I/ST is usually 5 days.
3.What payment methods are accepted for 24LC04B-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC04B-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC04B-I/ST?
24LC04B-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC04B-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC04B-I/ST?
For technical support, including 24LC04B-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC04B-I/ST requirements.
6.How does Aetrix verify that 24LC04B-I/ST is sourced from the original manufacturer or authorized distributors?
All 24LC04B-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC04B-I/ST meets industry standards.
7.What is the process for return or replacement of 24LC04B-I/ST?
All 24LC04B-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 24LC04B-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC04B-I/ST part is unused and in its original packaging.
Return procedure for 24LC04B-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC04B-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
