My Inquiry
My Account
Microchip Technology 24LC04B-I/ST16KVAO
- Part No.:
- 24LC04B-I/ST16KVAO
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
24LC04B-I/ST16KVAO.pdf
- Description:
- IC EEPROM 4KBIT I2C 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,794
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC04B-I/ST16KVAO from Microchip Technology is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 1 µA standby current (I-temp), and hardware write-protection via the WP pin. It supports page writes of up to 16 bytes and is qualified for industrial temperature range (–40°C to +85°C) in an 8-lead SOIC package.
For engineers reviewing the 24LC04B-I/ST16KVAO datasheet, 24LC04B-I/ST16KVAO pinout, 24LC04B-I/ST16KVAO application, or 24LC04B-I/ST16KVAO equivalent, key selection considerations include its 2.5V minimum VCC, I²C bus timing compliance at 400 kHz, hardware write-protect functionality, 5 ms max write cycle time, and industrial-grade reliability for embedded control and configuration storage.
Technical Context
The 24LC04B-I/ST16KVAO implements a two-wire I²C interface with Schmitt-trigger inputs and slope-controlled outputs to suppress noise and eliminate ground bounce. Its internal address pointer supports current-address, random, and sequential read modes, while the 16-byte page buffer enables efficient multi-byte writes without host intervention between bytes.
Write protection is implemented via a dedicated WP pin tied to VCC to inhibit all write operations across the full 000–1FF address space; reads remain fully functional. The device uses self-timed erase/write cycles and supports acknowledge polling to determine write completion without fixed delay timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (2 × 256 × 8-bit blocks), enabling compact nonvolatile storage for boot parameters or calibration data |
| VCC Range | 2.5V to 5.5V - requires no level-shifting when interfacing with 3.3V or 5V microcontrollers |
| Max Clock Frequency | 400 kHz - compatible with standard-mode I²C peripherals without requiring high-speed mode support |
| Page Write Buffer | 16 bytes - reduces I²C transaction overhead by batching writes within a single physical page boundary |
| Write Cycle Time | 5 ms maximum - defines worst-case latency before next bus operation can begin |
| Endurance | 1 million erase/write cycles - supports frequent reconfiguration in field-upgradable systems |
| Data Retention | 200 years - ensures long-term validity of stored settings without refresh |
Pinout & Package
24LC04B-I/ST16KVAO is supplied in an 8-lead SOIC (SN) package per Microchip drawing C04-057-SN Rev F, with 3.90 mm body width and 1.27 mm pitch. Pin 1 is marked with a notch or dot; orientation follows standard SOIC top-view labeling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection - may be left floating or tied to VSS/VCC without affecting operation |
| A1 | Address Input | No internal connection - unused; does not contribute to I²C slave address |
| A2 | Address Input | No internal connection - present for pin compatibility with higher-density variants only |
| VSS | Ground | Reference return path for all internal circuitry and I/O signals |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up; carries addresses, commands, and data |
| SCL | Serial Clock Input | Master-generated clock synchronizing all data transfers on SDA |
| WP | Write-Protect Control | Logic-high disables all write operations; logic-low enables full read/write access |
| VCC | Power Supply | Primary supply rail (2.5–5.5V); powers EEPROM array, interface logic, and charge pump |
Key Features
| Feature | Design Value |
|---|---|
| I²C Bus Compatibility | Fully compliant with standard-mode I²C protocol including Start/Stop generation, ACK/NACK handling, and 7-bit addressing |
| Schmitt Trigger Inputs | Provides 0.05×VCC hysteresis on SDA/SCL to reject noise spikes up to 50 ns, improving robustness on noisy PCBs |
| Hardware Write Protection | Single-pin (WP) global lock prevents accidental overwrites - critical for firmware configuration or security keys |
| Page Write Capability | Accepts up to 16 bytes in one transaction, reducing bus arbitration overhead and minimizing host CPU involvement |
| Low-Power Operation | 1 µA max standby current at I-temp enables use in battery-backed or energy-constrained systems |
Applications
| Industrial Sensor Calibration Storage | Embedded System Boot Configuration |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients in programmable logic controllers or environmental monitors. IC Role / Device Role / Timing Role: Nonvolatile configuration memory holding persistent calibration data accessed during power-up initialization. Use Value: Ensures measurement accuracy across product lifetime without requiring recalibration; WP pin prevents runtime corruption during field operation. | Use Scenario: Holding bootloader parameters, network MAC addresses, or secure boot keys in industrial gateways or edge devices. IC Role / Device Role / Timing Role: I²C-configurable storage for immutable system identity and startup settings loaded before main processor execution. Use Value: Enables deterministic boot behavior and secure device identity management; 200-year retention guarantees data integrity over equipment service life. |
| Consumer Appliance User Settings | Medical Device Safety Parameters |
Use Scenario: Retaining user preferences (e.g., temperature setpoints, display brightness) in smart thermostats or kitchen appliances. IC Role / Device Role / Timing Role: Low-power, byte-addressable EEPROM interfaced directly to MCU I²C peripheral for infrequent but reliable writes. Use Value: Supports >1M write cycles for daily adjustments; 1 µA standby current extends battery life in cordless models. | Use Scenario: Storing FDA-mandated safety thresholds and usage logs in portable diagnostic tools or infusion pumps. IC Role / Device Role / Timing Role: Tamper-resistant configuration store with hardware write-lock activated during normal operation. Use Value: WP pin ensures critical safety limits cannot be altered in-field without deliberate hardware intervention, meeting IEC 62304 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04-I/SN | Wider VCC range (1.7–5.5V); lower 100 kHz max clock below 2.5V; same 4-Kbit organization and SOIC-8 package | Better suited for 1.8V systems; not rated for 400 kHz operation at 2.5V | Select when operating below 2.5V or needing extended low-voltage support |
| AT24C04-10PU-2.7 | Same 4-Kbit size and SOIC-8 package; 2.7–5.5V VCC; 400 kHz max clock; AEC-Q100 not claimed | Lacks automotive qualification; slightly higher standby current (3 µA) | Choose for cost-sensitive industrial designs where AEC-Q100 is not required |
Compared with 24LC04B-I/ST16KVAO, the 24AA04-I/SN offers broader voltage flexibility but reduced speed at low VCC, while the AT24C04-10PU-2.7 provides comparable performance without automotive qualification - making the 24LC04B-I/ST16KVAO optimal for industrial systems requiring guaranteed 400 kHz operation from 2.5V and robust write protection.
Availability
24LC04B-I/ST16KVAO is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, and consumer appliance design requiring stable component supply, long-term data retention, and hardware-enforced write protection.
Supply support for 24LC04B-I/ST16KVAO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, delivering differentiated silicon and development tools for embedded applications.
The 24LC04B belongs to Microchip's 24XX04 family of I²C serial EEPROMs, designed specifically for reliable, low-power nonvolatile data storage in space-constrained industrial and automotive systems where write endurance and data integrity are critical.
FAQ
What is the minimum supply voltage required for reliable operation of the 24LC04B-I/ST16KVAO?
The 24LC04B-I/ST16KVAO requires a minimum VCC of 2.5V for full specification compliance, including 400 kHz I²C operation and guaranteed 1 µA standby current. Operation below 2.5V is not supported - unlike the 24AA04 or 24FC04 variants, which permit down to 1.7V. This makes the 24LC04B-I/ST16KVAO ideal for 3.3V or 5V systems where voltage margin is sufficient.
How does the WP pin function on the 24LC04B-I/ST16KVAO, and what happens when it is tied to VCC?
When the WP pin of the 24LC04B-I/ST16KVAO is tied to VCC, all write operations - including byte and page writes - are inhibited across the entire memory array (addresses 000–1FF). Reads remain fully functional. This hardware-level lock prevents accidental or malicious overwrites without requiring software coordination, making it essential for protecting calibration data or security keys in the 24LC04B-I/ST16KVAO.
Can the 24LC04B-I/ST16KVAO perform page writes across physical page boundaries?
No. The 24LC04B-I/ST16KVAO restricts page writes to a single 16-byte physical page. If a write command attempts to cross a page boundary (e.g., starting at address 0x0F), data wraps around to the start of the same page instead of advancing to the next. Application firmware must ensure word addresses stay within the same page - a requirement explicitly documented for the 24LC04B-I/ST16KVAO to avoid unintended overwrites.
What is the maximum write cycle time for the 24LC04B-I/ST16KVAO, and how can the host detect completion?
The 24LC04B-I/ST16KVAO has a maximum write cycle time of 5 ms. Hosts can detect completion using acknowledge polling: after issuing a Stop condition, the host sends a repeated Start + control byte (R/W = 0); absence of ACK indicates ongoing write, while ACK confirms readiness. This method avoids fixed delays and maximizes I²C bus utilization for the 24LC04B-I/ST16KVAO.
Is the 24LC04B-I/ST16KVAO qualified for automotive applications under AEC-Q100?
No. While the broader 24XX04 family includes AEC-Q100-qualified variants (e.g., 24LC04BT-E/MS), the 24LC04B-I/ST16KVAO is specified only for industrial temperature range (–40°C to +85°C) and is not AEC-Q100 certified. Its "I" suffix denotes industrial grade, and no automotive qualification is claimed in DS20001708P - users requiring automotive compliance must select a designated AEC-Q100 variant of the 24LC04B-I/ST16KVAO.
24LC04B-I/ST16KVAO Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
24LC04B-I/ST16KVAO FAQ
1.How can I place an order for 24LC04B-I/ST16KVAO through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC04B-I/ST16KVAO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC04B-I/ST16KVAO reliable?
The price and inventory of 24LC04B-I/ST16KVAO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC04B-I/ST16KVAO is usually 5 days.
3.What payment methods are accepted for 24LC04B-I/ST16KVAO?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC04B-I/ST16KVAO transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC04B-I/ST16KVAO?
24LC04B-I/ST16KVAO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC04B-I/ST16KVAO order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC04B-I/ST16KVAO?
For technical support, including 24LC04B-I/ST16KVAO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC04B-I/ST16KVAO requirements.
6.How does Aetrix verify that 24LC04B-I/ST16KVAO is sourced from the original manufacturer or authorized distributors?
All 24LC04B-I/ST16KVAO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC04B-I/ST16KVAO meets industry standards.
7.What is the process for return or replacement of 24LC04B-I/ST16KVAO?
All 24LC04B-I/ST16KVAO units undergo pre-shipment inspection (PSI). If there is an issue with 24LC04B-I/ST16KVAO, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC04B-I/ST16KVAO part is unused and in its original packaging.
Return procedure for 24LC04B-I/ST16KVAO:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC04B-I/ST16KVAO Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
