My Inquiry
My Account
Microchip Technology 24LC04B/ST
- Part No.:
- 24LC04B/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
24LC04B/ST.pdf
- Description:
- IC EEPROM 4KBIT I2C 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,663
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC04B/ST from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 5 ms max page write time, and hardware write-protection via the WP pin. It supports industrial (–40°C to +85°C) and extended (–40°C to +125°C) temperature ranges in SOIC-8 package.
For engineers reviewing the 24LC04B/ST datasheet, 24LC04B/ST pinout, 24LC04B/ST application, or 24LC04B/ST equivalent, this page delivers verified electrical specs, I²C timing compliance, package-specific pin mapping, endurance (1M cycles), data retention (>200 years), and real-world substitution guidance for embedded system design and firmware storage.
Technical Context
The 24LC04B/ST implements a two-wire I²C interface with Schmitt-trigger inputs and slope-controlled outputs to suppress noise and eliminate ground bounce. Its internal architecture includes a 16-byte page write buffer, self-timed erase/write cycle, and address pointer logic enabling current-address, random, and sequential read modes.
It uses open-drain SDA/SCL with external pull-ups, supports ACK polling to detect write completion, and enforces strict I²C bus protocol - including Start/Stop condition generation, byte-level acknowledge, and page-boundary-aware write wrapping - all while maintaining compatibility with standard 100 kHz, 400 kHz, and (for other variants) 1 MHz I²C hosts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (2 × 256 × 8-bit blocks), enabling compact nonvolatile storage for configuration, calibration, or boot parameters |
| Supply Voltage | 2.5V–5.5V - requires no level-shifting when interfacing with 3.3V or 5V microcontrollers |
| Max Clock Frequency | 400 kHz at VCC ≥ 2.5V - compatible with standard-mode I²C peripherals without timing margin risk |
| Page Write Time | ≤5 ms - enables efficient bulk writes of up to 16 bytes per transaction, reducing host CPU overhead |
| Endurance | 1,000,000 erase/write cycles - suitable for frequent logging or runtime parameter updates |
| Data Retention | >200 years at +25°C - ensures long-term reliability in unpowered storage applications |
| Write Protection | Hardware-enabled via WP pin tied to VCC - prevents accidental overwrites during power-up or firmware faults |
Pinout & Package
24LC04B/ST is supplied in an 8-lead SOIC (SN) package per Microchip drawing C04-057-SN Rev F, with 1.27 mm pitch, 3.90 mm body width, and wettable flank option available. Pin 1 is marked by a notch or dot; device orientation follows JEDEC MS-012 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection - may be left floating or tied to VSS/VCC without affecting operation |
| A1 | Address Input | No internal connection - unused; does not contribute to I²C slave address |
| A2 | Address Input | No internal connection - eliminates need for external address strapping resistors |
| VSS | Ground | Reference return path for all signals; must be low-impedance to ensure noise immunity |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up (2 kΩ typical for 400 kHz) |
| SCL | Serial Clock Input | Master-generated clock synchronizing all data transfers; Schmitt-trigger input rejects noise |
| WP | Write-Protect Input | Active-high enable: tie to VCC to lock entire memory array against writes; tie to VSS for full R/W access |
| VCC | Power Supply | 2.5V–5.5V supply rail; decoupling capacitor (0.1 µF) required near pin for stable operation |
Key Features
| Feature | Design Value |
|---|---|
| I²C Bus Compatibility | Fully compliant with standard-mode (100 kHz) and fast-mode (400 kHz) I²C specifications, including Start/Stop, ACK/NACK, and addressing protocols |
| Page Write Buffer | 16-byte on-chip buffer allows burst writes within a single page boundary, minimizing host I²C transaction count and improving throughput |
| Noise Immunity | Schmitt-trigger inputs and output slope control suppress EMI-induced glitches and prevent ground bounce during switching |
| Low-Power Operation | 1 µA max standby current (I-temp.) enables use in battery-backed or energy-sensitive systems without compromising retention |
| Extended Temp Support | Qualified for –40°C to +125°C operation (E-temp), supporting automotive and industrial under-hood or high-ambient deployments |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and linearization tables in programmable pressure or temperature transmitters. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed during power-on initialization via I²C; no timing-critical latency requirements. Use Value: Enables field-replaceable sensors with unique calibration data retained across power cycles and firmware updates. | Use Scenario: Holding user-selectable therapy parameters (e.g., dose rate, alarm thresholds) in portable insulin pumps or infusion controllers. IC Role / Device Role / Timing Role: Secure, low-power parameter store updated infrequently but requiring guaranteed retention over 10+ years. Use Value: Meets IEC 62304 Class C software safety requirements for persistent data integrity and >200-year data retention. |
| Automotive Body Control Module | Consumer Appliance Firmware Settings |
Use Scenario: Saving seat/mirror position memory, lighting profiles, and door lock preferences in AEC-Q100-compliant BCMs. IC Role / Device Role / Timing Role: I²C-connected EEPROM interfaced directly with MCU; operates across –40°C to +125°C ambient. Use Value: AEC-Q100 qualification and extended temperature support ensure reliability in harsh vehicle environments. | Use Scenario: Retaining user-programmed cooking modes, timer presets, and display brightness in smart ovens and washing machines. IC Role / Device Role / Timing Role: Low-cost, pin-compatible memory for MCU-based appliance controllers using standard I²C buses. Use Value: Hardware write-protection (WP pin) prevents corruption during brown-out or reset events, ensuring settings survive power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04-I/P | Wider VCC range (1.7V–5.5V); lower 100 kHz max clock below 2.5V; same 4-Kbit organization and SOIC-8 package | Better suited for 1.8V/2.5V systems; not qualified for +125°C operation | Select when operating below 2.5V or requiring broader voltage flexibility; verify I²C timing margins at reduced VCC |
| AT24C04-PU | Same 4-Kbit size and SOIC-8 footprint; 1.8V–5.5V supply; 400 kHz max clock; 1M endurance; RoHS-compliant | Drop-in replacement in most 5V designs; lacks AEC-Q100 qualification and extended temp rating | Choose for cost-sensitive consumer applications where automotive qualification is unnecessary |
Compared with 24LC04B/ST, the 24AA04-I/P offers lower-voltage operation but sacrifices extended temperature capability, while the AT24C04-PU provides identical pinout and basic functionality without automotive-grade reliability assurance - making 24LC04B/ST the optimal choice for high-reliability, wide-temperature deployments.
Availability
24LC04B/ST is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, automotive body control modules, and consumer appliance firmware settings requiring stable component supply, long-term data retention, and AEC-Q100-compliant performance.
Supply support for 24LC04B/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 24LC04B/ST belongs to Microchip's 24XX04 family of I²C serial EEPROMs, designed specifically for reliable, low-power, nonvolatile data storage in space-constrained embedded systems across automotive, industrial, and medical markets.
FAQ
What is the maximum I²C clock frequency supported by the 24LC04B/ST?
The 24LC04B/ST supports a maximum I²C clock frequency of 400 kHz when VCC is between 2.5V and 5.5V. At voltages below 2.5V, operation is not specified per the datasheet - unlike the 24AA04 variant, which supports 100 kHz down to 1.7V. This makes the 24LC04B/ST ideal for robust 3.3V or 5V I²C systems where timing margin is critical, and ensures compatibility with standard fast-mode I²C controllers without additional timing validation.
Does the 24LC04B/ST require external pull-up resistors on SDA and SCL lines?
Yes, the 24LC04B/ST requires external pull-up resistors on both SDA and SCL lines because these pins are open-drain. For 400 kHz operation, a 2 kΩ pull-up to VCC is recommended; for 100 kHz, 10 kΩ is typical. The exact value depends on bus capacitance and rise-time requirements. Without proper pull-ups, the 24LC04B/ST cannot drive the bus high, resulting in communication failure - a common root cause of I²C initialization issues in new designs.
How does the hardware write-protection (WP) pin function on the 24LC04B/ST?
The WP pin on the 24LC04B/ST is an active-high input that disables all write operations when tied to VCC. When WP = VSS (or floating, though not recommended), full read/write access is enabled. This feature protects the entire 4-Kbit memory array (addresses 000h–1FFh) from accidental overwrites during power-up, brown-out, or firmware errors. Unlike software-based locking, WP provides deterministic, hardware-level security independent of MCU state - a key requirement for safety-critical calibration storage.
What is the page write capability of the 24LC04B/ST, and how does it affect memory addressing?
The 24LC04B/ST features a 16-byte page write buffer, allowing up to 16 bytes to be written in a single I²C transaction - provided all addresses fall within the same physical page boundary (i.e., aligned to 16-byte boundaries: 00h–0Fh, 10h–1Fh, etc.). If a page write crosses a boundary, data wraps to the start of the current page instead of advancing. Therefore, firmware must validate address alignment before initiating multi-byte writes to avoid unintended overwrites - a constraint explicitly defined in the 24LC04B/ST datasheet.
Is the 24LC04B/ST qualified for automotive applications?
Yes, the 24LC04B/ST is AEC-Q100 qualified for automotive applications and rated for extended temperature operation from –40°C to +125°C. This qualification covers stress testing for thermal cycling, humidity, and electrical robustness, confirming suitability for under-hood and body-control module deployments. Unlike generic EEPROMs, the 24LC04B/ST undergoes full automotive-grade screening - making it appropriate for safety-related functions such as seat memory, lighting profiles, and diagnostic log storage where reliability is mandated.
24LC04B/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
24LC04B/ST FAQ
1.How can I place an order for 24LC04B/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC04B/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC04B/ST reliable?
The price and inventory of 24LC04B/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC04B/ST is usually 5 days.
3.What payment methods are accepted for 24LC04B/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC04B/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC04B/ST?
24LC04B/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC04B/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC04B/ST?
For technical support, including 24LC04B/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC04B/ST requirements.
6.How does Aetrix verify that 24LC04B/ST is sourced from the original manufacturer or authorized distributors?
All 24LC04B/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC04B/ST meets industry standards.
7.What is the process for return or replacement of 24LC04B/ST?
All 24LC04B/ST units undergo pre-shipment inspection (PSI). If there is an issue with 24LC04B/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC04B/ST part is unused and in its original packaging.
Return procedure for 24LC04B/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC04B/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
