Microchip Technology 24LC04BT-E/MS
- Part No.:
- 24LC04BT-E/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
24LC04BT-E/MS.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,284
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC04BT-E/MS from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 5 ms max page write time, and industrial-extended temperature range (–40°C to +125°C). It delivers low-power operation (1 µA standby, 1 mA read), hardware write-protection via WP pin, and 1 million erase/write cycles - used in embedded system configuration storage and calibration data retention.
For engineers reviewing the 24LC04BT-E/MS datasheet, 24LC04BT-E/MS pinout, 24LC04BT-E/MS application, or 24LC04BT-E/MS equivalent, key selection considerations include its MSOP-8 package, I²C address structure (1010xxxR/W), page write buffer (16 bytes), Schmitt-trigger inputs for noise immunity, and compatibility with 100/400 kHz I²C buses under extended temperature conditions.
Technical Context
The 24LC04BT-E/MS implements a two-wire I²C interface with fixed 4-bit control code (1010) and block-select bit (B0), enabling access to either 256-byte memory block. Its internal Address Pointer auto-increments during sequential reads and supports current-address, random, and sequential read modes.
Write operations use self-timed erase/write cycles with ACK polling support; page writes are limited to 16-byte boundaries within a single physical page. The device features Schmitt-trigger inputs, output slope control, and hardware write-protection via the WP pin tied to VCC or VSS - no internal connection to A0–A2 pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (512 bytes), organized as two 256 × 8-bit blocks - enables dual-bank configuration storage without external addressing logic. |
| Interface | I²C-compatible two-wire serial bus - requires only SDA and SCL lines plus pull-ups; compatible with standard microcontroller I²C peripherals. |
| Supply Voltage | 2.5V to 5.5V - supports direct interfacing with 3.3V and 5V logic systems without level-shifting. |
| Max Clock Frequency | 400 kHz at VCC ≥ 2.5V - ensures reliable communication in noise-sensitive industrial environments while maintaining timing margin. |
| Page Write Buffer | 16-byte buffer - reduces host CPU overhead by allowing burst writes up to one full page per Stop condition. |
| Endurance & Retention | 1,000,000 erase/write cycles; >200 years data retention - suitable for long-life field-deployed equipment requiring infrequent but critical updates. |
| Temperature Range | –40°C to +125°C (Extended grade) - qualified for automotive under-hood and industrial high-temperature applications. |
Pinout & Package
24LC04BT-E/MS is supplied in an 8-lead MSOP (Micro Small Outline Package) with 0.65 mm pitch, 3.0 mm × 3.0 mm body, and wettable flanks for automated optical inspection. Pin 1 is marked with a dot; pin numbering follows standard MSOP convention (counterclockwise from mark).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection - may be left floating or tied to VSS/VCC without affecting operation or I²C address. |
| A1 | Address Input | No internal connection - unused; does not participate in device addressing or functionality. |
| A2 | Address Input | No internal connection - retained for family pin compatibility but electrically inactive. |
| VSS | Ground | Reference return path for all internal circuitry; must be connected to system ground plane for stable operation. |
| SDA | Serial Data I/O | Open-drain bidirectional line - requires external pull-up resistor (2 kΩ typical for 400 kHz); transmits/receives addresses and data. |
| SCL | Serial Clock Input | Input-only clock line - synchronizes all data transfers; host-generated, edge-triggered timing reference. |
| WP | Write-Protect Input | Hardware enable/disable for write operations - tie to VCC to lock entire memory (000–1FFh), tie to VSS for full read/write access. |
| VCC | Power Supply | Positive supply input - powers EEPROM core and interface logic; decoupling capacitor (100 nF) recommended near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs on SDA/SCL | 5% VCC hysteresis - rejects fast transient noise on I²C bus lines without external filtering components. |
| Output slope control | Controlled rise/fall times - eliminates ground bounce and EMI during signal transitions in dense PCB layouts. |
| Page write capability | 16-byte buffer with wrap-around protection - enables efficient firmware parameter updates while preventing accidental cross-page writes. |
| Hardware write-protection | Dedicated WP pin with VCC/VSS logic-level control - provides tamper-resistant configuration locking independent of software state. |
| Extended temperature operation | –40°C to +125°C with full 400 kHz I²C compliance - validated for automotive AEC-Q100 Grade 1 applications. |
Applications
| Automotive Body Control Module | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in vehicle door modules. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via I²C during power-up and user adjustment events. Use Value: Enables persistent personalization across ignition cycles without battery backup; WP pin prevents corruption during ECU reset sequences. |
Use Scenario: Retaining I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers. IC Role / Device Role / Timing Role: Calibration and setup data repository updated infrequently but requiring guaranteed retention over 10+ years. Use Value: Eliminates need for supercapacitor or backup battery; 1M-cycle endurance supports field recalibration during maintenance. |
| Medical Infusion Pump Settings | Smart Energy Meter Firmware Parameters |
Use Scenario: Saving drug library configurations, dose limits, and clinician access levels in portable infusion devices. IC Role / Device Role / Timing Role: Secure, low-power EEPROM accessed during boot and settings change - isolated from main processor bus. Use Value: Meets IEC 62304 Class C safety requirements via hardware write-protection and >200-year data retention. |
Use Scenario: Storing tariff schedules, metering constants, and cryptographic keys in utility-grade electricity meters. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile memory with AEC-Q100 qualification for outdoor deployment. Use Value: WP pin prevents unauthorized parameter modification; extended temperature rating ensures reliability in unventilated meter enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04T-I/MS | Lower VCC min (1.7V), same 400 kHz max, Industrial temp only (–40°C to +85°C) | Not qualified for extended temperature or automotive use; suited for battery-powered consumer devices. | Select when 1.7V operation is required and ambient temperature stays below +85°C. |
| AT24C04D-MAHM-T | Same 4-Kbit size, 1.7–5.5V, 1 MHz I²C, SOIC-8 package; no WP pin - write protection via software lock bits. | Lacks hardware WP pin; uses different I²C address scheme (1010xx0/1); higher speed but less robust against accidental writes. | Choose for cost-sensitive designs needing faster 1 MHz I²C and SOIC-8 footprint compatibility. |
Compared with 24LC04BT-E/MS, the 24AA04T-I/MS offers wider voltage range but lacks extended temperature support, while the AT24C04D-MAHM-T provides higher speed and SOIC-8 availability but replaces hardware write-protection with software-based security - making 24LC04BT-E/MS optimal for automotive and industrial applications demanding guaranteed physical write-locking.
Availability
24LC04BT-E/MS is available at Aetrix Electronics and suitable for automotive body electronics, industrial PLCs, medical infusion pumps, and smart energy metering requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 24LC04BT-E/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC04B series was designed specifically for robust, low-power nonvolatile data storage in automotive and industrial systems - emphasizing extended temperature operation, hardware write-protection, and AEC-Q100 qualification.
FAQ
What is the I²C address format used by the 24LC04BT-E/MS?
The 24LC04BT-E/MS uses a 7-bit I²C client address with fixed 4-bit control code '1010', two don't-care bits, and one block-select bit (B0), resulting in two possible base addresses: 1010xxx0 for Block 0 and 1010xxx1 for Block 1. The R/W bit is appended separately. Pins A0–A2 are not internally connected and do not affect addressing - the 24LC04BT-E/MS always responds to these two base addresses regardless of A0–A2 state.
Does the 24LC04BT-E/MS support 1 MHz I²C operation?
No, the 24LC04BT-E/MS supports up to 400 kHz I²C operation at VCC ≥ 2.5V. It is not rated for 1 MHz - that speed is specified only for the 24FC04 variant. Attempting 1 MHz communication with the 24LC04BT-E/MS may result in timing violations, failed ACKs, or unreliable data transfer. For 1 MHz applications, consider the 24FC04 or alternative EEPROMs explicitly qualified at that rate.
How does the WP pin function on the 24LC04BT-E/MS?
The WP (Write-Protect) pin on the 24LC04BT-E/MS is a dedicated hardware control: when tied to VCC, it disables all write operations (byte and page) to the entire memory array (addresses 000h–1FFh), while read operations remain fully functional. When tied to VSS (or left floating, though not recommended), full read/write access is enabled. This provides deterministic, glitch-immune protection independent of firmware state - a key safety feature in the 24LC04BT-E/MS.
What is the maximum page write size supported by the 24LC04BT-E/MS?
The 24LC04BT-E/MS supports a maximum page write size of 16 bytes. Its on-chip page buffer holds up to 16 bytes, and writes crossing a 16-byte boundary will wrap around within the same physical page instead of advancing to the next. To avoid data corruption, host firmware must ensure page write commands begin at addresses aligned to 16-byte boundaries (e.g., 0x00, 0x10, 0x20) - a constraint explicitly defined in the 24LC04BT-E/MS datasheet.
Is the 24LC04BT-E/MS AEC-Q100 qualified?
Yes, the 24LC04BT-E/MS is AEC-Q100 qualified for Grade 1 (–40°C to +125°C), as confirmed in the official Microchip datasheet DS20001708P. This qualification covers stress testing for temperature cycling, humidity bias, ESD, and other automotive-relevant reliability parameters - making the 24LC04BT-E/MS suitable for under-hood and chassis-mounted electronic control units where the 24LC04BT-E/MS operates as trusted configuration memory.
24LC04BT-E/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
24LC04BT-E/MS FAQ
1.How can I place an order for 24LC04BT-E/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC04BT-E/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC04BT-E/MS reliable?
The price and inventory of 24LC04BT-E/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC04BT-E/MS is usually 5 days.
3.What payment methods are accepted for 24LC04BT-E/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC04BT-E/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC04BT-E/MS?
24LC04BT-E/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC04BT-E/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC04BT-E/MS?
For technical support, including 24LC04BT-E/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC04BT-E/MS requirements.
6.How does Aetrix verify that 24LC04BT-E/MS is sourced from the original manufacturer or authorized distributors?
All 24LC04BT-E/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC04BT-E/MS meets industry standards.
7.What is the process for return or replacement of 24LC04BT-E/MS?
All 24LC04BT-E/MS units undergo pre-shipment inspection (PSI). If there is an issue with 24LC04BT-E/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC04BT-E/MS part is unused and in its original packaging.
Return procedure for 24LC04BT-E/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC04BT-E/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

