Microchip Technology 24LC04BT-E/SN
- Part No.:
- 24LC04BT-E/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
24LC04BT-E/SN.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:15,636
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC04BT-E/SN from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 5 ms max page write time, and industrial/extended temperature support (–40°C to +125°C). It delivers low-power operation (1 µA standby, 1 mA read), hardware write-protection via WP pin, and 1 million erase/write cycles for embedded configuration storage in microcontroller systems.
For engineers reviewing the 24LC04BT-E/SN datasheet, 24LC04BT-E/SN pinout, 24LC04BT-E/SN application, or 24LC04BT-E/SN equivalent, key selection considerations include its SOIC-8 narrow package, I²C address structure (1010xxxR/W), page write buffer (16 bytes), Schmitt-trigger inputs for noise immunity, and extended-temp qualification per AEC-Q100 for automotive and industrial deployments.
Technical Context
The 24LC04BT-E/SN implements a two-wire I²C interface with fixed 4-bit control code (1010) and block-select bit (B0), enabling access to either 256-byte memory block. Its internal Address Pointer auto-increments during sequential reads and supports current-address, random, and sequential read modes.
Write operations use acknowledge polling to detect completion of self-timed 5 ms erase/write cycles. The device features Schmitt-trigger inputs and output slope control to suppress bus noise and eliminate ground bounce - critical for reliable operation in electrically noisy environments such as automotive body control modules and industrial sensor nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (512 bytes), split into two independent 256-byte blocks for flexible data partitioning |
| VCC Range | 2.5V to 5.5V - compatible with 3.3V and 5V logic domains without level shifting |
| Max Clock Frequency | 400 kHz - supports standard-mode I²C timing with robust noise margin at full speed |
| Page Write Buffer | 16 bytes - enables efficient bulk writes within a single physical page boundary (0–15, 16–31, etc.) |
| Write Cycle Time | 5 ms maximum - defines minimum interval between write commands; impacts firmware timeout design |
| Data Retention | 200 years - ensures long-term reliability for calibration data, serial numbers, and configuration settings |
| Endurance | 1,000,000 erase/write cycles - supports frequent updates in logging or adaptive control applications |
| Temp Range | –40°C to +125°C (Extended grade) - qualified for under-hood automotive and high-temp industrial use |
Pinout & Package
24LC04BT-E/SN uses an 8-lead plastic small outline (SOIC-N) package, 3.90 mm body width, with gull-wing leads and JEDEC-standard pinout. Pin 1 is top-left corner (notch-marked side).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection - may be left floating or tied to VSS/VCC without effect on operation |
| A1 | Address Input | No internal connection - unused; no impact on I²C addressing or memory access |
| A2 | Address Input | No internal connection - not part of device address; irrelevant for 24LC04B family |
| VSS | Ground Reference | Return path for all internal circuitry; must be low-impedance connection to system GND |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up (2–10 kΩ); carries addresses, data, and ACK/NACK |
| SCL | Serial Clock Input | Master-generated clock synchronizing all I²C transfers; Schmitt-trigger input rejects noise |
| WP | Write-Protect Control | Active-high enable: tie to VCC to lock entire memory (000h–1FFh); tie to VSS for full read/write access |
| VCC | Power Supply | Primary supply rail (2.5–5.5V); powers EEPROM array, logic, and I/O buffers |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Write-Protection | WP pin disables all write operations when pulled high - prevents accidental overwrites during power transitions or firmware faults |
| Schmitt Trigger Inputs | Input hysteresis ≥5% VCC - rejects fast transients and EMI on SDA/SCL lines in noisy automotive or industrial buses |
| Page Write Capability | 16-byte buffer allows burst writes within one physical page - reduces I²C transaction overhead by up to 15× vs. byte writes |
| AEC-Q100 Qualified | Qualified for automotive Grade 1 (–40°C to +125°C) - meets stress testing and reliability requirements for safety-critical ECUs |
| Low Standby Current | 1 µA max at I-temp, 5 µA max at E-temp - extends battery life in always-on sensor nodes and portable instrumentation |
Applications
| Automotive Body Control Module | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing door lock states, mirror position presets, and lighting profiles across ignition cycles in a vehicle body control unit. IC Role / Device Role / Timing Role: Nonvolatile configuration register providing persistent memory for user-defined settings and calibration offsets. Use Value: Enables recall of personalized settings after power loss; WP pin prevents corruption during CAN bus noise events or brown-out conditions. | Use Scenario: Retaining I/O mapping tables, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Serial configuration EEPROM interfaced to ARM Cortex-M host MCU via I²C for field-updatable parameter storage. Use Value: Supports >1M reprogramming cycles for maintenance and recalibration; 125°C rating ensures reliability near motor drives and power supplies. |
| Medical Infusion Pump Calibration | Smart Energy Meter Firmware Patch Storage |
Use Scenario: Holding flow-rate calibration coefficients and safety limits in Class II medical infusion pumps requiring traceable, tamper-resistant memory. IC Role / Device Role / Timing Role: Secure nonvolatile memory storing FDA-mandated calibration data with hardware write-lock capability. Use Value: WP pin enforces write-protection during normal operation; 200-year data retention satisfies regulatory archival requirements. | Use Scenario: Storing firmware patch images and cryptographic keys in utility-grade smart meters exposed to wide ambient temperature swings. IC Role / Device Role / Timing Role: I²C EEPROM used as secure boot loader extension memory for authenticated firmware updates. Use Value: Extended temperature range (–40°C to +125°C) ensures reliable patch storage in outdoor meter enclosures; 400 kHz I²C supports fast update verification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04T-I/SN | Lower VCC min (1.7V), same 400 kHz max, industrial temp only (–40°C to +85°C) | Not qualified for extended-temp automotive or high-heat industrial use | Select when 1.7V operation is required and extended temperature is unnecessary |
| 24FC04T-E/SN | 1 MHz I²C support, 1.7V–5.5V VCC, same 4K-bit organization and package | Higher-speed I²C needed for bandwidth-constrained hosts; requires updated timing validation | Choose for faster write throughput where system clock budget permits 1 MHz bus operation |
Compared with 24LC04BT-E/SN, the 24AA04T-I/SN trades extended temperature for ultra-low-voltage operation, while the 24FC04T-E/SN adds 1 MHz I²C speed at identical voltage and package - both retain the same 16-byte page buffer and WP functionality but require revalidation of timing margins and thermal derating.
Availability
24LC04BT-E/SN is available at Aetrix Electronics and suitable for automotive body control units, industrial PLCs, medical infusion pumps, and smart energy meters requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for 24LC04BT-E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 24LC04B series belongs to Microchip's serial EEPROM product line, designed specifically for reliable, low-power, I²C-based nonvolatile storage in automotive, industrial, and medical applications demanding extended temperature operation and AEC-Q100 compliance.
FAQ
What is the exact memory organization of the 24LC04BT-E/SN?
The 24LC04BT-E/SN contains 4 Kbit (512 bytes) of EEPROM memory, organized as two independent blocks of 256 × 8-bit locations (000h–0FFh and 100h–1FFh). Block selection is controlled by bit B0 in the I²C control byte, allowing discrete access to each 256-byte segment without overlap or aliasing. This structure is explicitly defined in the device addressing section of the DS20001708P datasheet.
Does the 24LC04BT-E/SN support standard I²C addressing with A0/A1/A2 pins?
No - the 24LC04BT-E/SN does not use A0, A1, or A2 pins for device addressing. As confirmed in Section 2.1 and Table 2-1 of DS20001708P, these pins are unconnected internally. The device responds only to the fixed 4-bit control code '1010', with the fifth bit (B0) selecting memory block and the LSB indicating R/W mode - resulting in only two possible I²C addresses: 0xA0 (write) and 0xA1 (read) for block 0, or 0xA4/0xA5 for block 1.
What is the purpose of the WP pin on the 24LC04BT-E/SN, and how must it be connected?
The WP (Write-Protect) pin on the 24LC04BT-E/SN is an active-high hardware lock that disables all write operations (byte and page) when pulled to VCC. When tied to VSS (or left floating, though not recommended), full read/write access is enabled. This function is documented in Section 2.4 and Figure 6-1 of DS20001708P and provides fail-safe protection against unintended memory corruption during power-up/down or software errors.
Can the 24LC04BT-E/SN operate at 1.8V supply voltage?
No - the 24LC04BT-E/SN has a minimum VCC specification of 2.5V, as stated in the Device Selection Table on page 2 of DS20001708P. Attempting operation below 2.5V violates absolute maximum ratings and risks unreliable read/write behavior, failed acknowledge polling, or incomplete write cycles. For 1.7V–1.8V operation, the 24AA04T-I/SN variant is specified and validated.
How does the 24LC04BT-E/SN handle page boundary crossing during a page write?
The 24LC04BT-E/SN wraps page write data back to the start of the current 16-byte physical page if the write crosses a boundary - e.g., writing 16 bytes starting at address 0x0F fills 0x0F–0x1E, then overwrites 0x10–0x1F. This wraparound behavior is explicitly described in Figure 6-2 and the note under Section 6.2 of DS20001708P. Application firmware must enforce page-aligned writes or limit transfers to ≤16 bytes within a single page (0x00–0x0F, 0x10–0x1F, etc.) to avoid data loss.
24LC04BT-E/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
24LC04BT-E/SN FAQ
1.How can I place an order for 24LC04BT-E/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC04BT-E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC04BT-E/SN reliable?
The price and inventory of 24LC04BT-E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC04BT-E/SN is usually 5 days.
3.What payment methods are accepted for 24LC04BT-E/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC04BT-E/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC04BT-E/SN?
24LC04BT-E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC04BT-E/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC04BT-E/SN?
For technical support, including 24LC04BT-E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC04BT-E/SN requirements.
6.How does Aetrix verify that 24LC04BT-E/SN is sourced from the original manufacturer or authorized distributors?
All 24LC04BT-E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC04BT-E/SN meets industry standards.
7.What is the process for return or replacement of 24LC04BT-E/SN?
All 24LC04BT-E/SN units undergo pre-shipment inspection (PSI). If there is an issue with 24LC04BT-E/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC04BT-E/SN part is unused and in its original packaging.
Return procedure for 24LC04BT-E/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC04BT-E/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
