Microchip Technology 24LC04BT-I/MNY
- Part No.:
- 24LC04BT-I/MNY
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
24LC04BT-I/MNY.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,269
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC04BT-I/MNY from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 1 µA standby current, and industrial temperature range (–40°C to +85°C). It features hardware write-protection via the WP pin, 16-byte page write buffer, and Schmitt-trigger inputs for noise immunity in embedded control and sensor calibration applications.
For engineers reviewing the 24LC04BT-I/MNY datasheet, 24LC04BT-I/MNY pinout, 24LC04BT-I/MNY application, or 24LC04BT-I/MNY equivalent, key selection criteria include VCC compatibility (2.5–5.5V), I²C timing compliance at 400 kHz, WP-enabled memory protection, endurance (1M cycles), and MNY package footprint validation for space-constrained PCB layouts.
Technical Context
The 24LC04BT-I/MNY implements a two-wire I²C interface with open-drain SDA/SCL pins, internal address pointer for sequential reads, and block-select addressing using the B0 bit in the control byte. Its EEPROM array supports byte and page writes with self-timed erase/write cycles and automatic address incrementing during sequential operations.
It uses Schmitt-trigger inputs and output slope control to suppress ground bounce and bus noise, enabling reliable operation in electrically noisy environments. The device does not use A0–A2 pins-these are unconnected and may be left floating or tied to VSS/VCC without functional impact.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (2 × 256 × 8-bit blocks), enabling storage of configuration data or calibration coefficients across two independent sectors. |
| VCC Range | 2.5V to 5.5V - compatible with standard 3.3V and 5V logic systems; excludes sub-2.5V operation unlike 24AA04/24FC04 variants. |
| Max Clock Frequency | 400 kHz - supports high-speed I²C communication while maintaining timing margins per AC specs (THIGH ≥600 ns, TLOW ≥1300 ns). |
| Write Cycle Time | 5 ms maximum - defines minimum interval between write commands; page writes complete within same time as byte writes. |
| Endurance | 1,000,000 erase/write cycles - ensures long-term reliability in firmware update or logging applications with frequent rewrites. |
| Data Retention | Greater than 200 years - guarantees nonvolatile data integrity over product lifetime without refresh. |
| Standby Current | 1 µA maximum (I-temp) - minimizes power draw in battery-backed or always-on systems during idle periods. |
Pinout & Package
The 24LC04BT-I/MNY is supplied in an 8-lead UDFN (Wettable Flanks) package, designated "MNY" per Microchip's packaging nomenclature. This leadless, surface-mount package measures 2 mm × 3 mm with exposed thermal pad, optimized for compact PCB layouts and automated optical inspection (AOI) via wettable flanks.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Address Input | No internal connection; may be left floating or tied to VSS/VCC without affecting device operation or I²C address. |
| A1 | Address Input | No internal connection; unused in 24LC04B family; no impact on device addressing or functionality. |
| A2 | Address Input | No internal connection; identical behavior to A0/A1 - fully uncommitted and electrically isolated. |
| VSS | Ground Reference | System ground return path; must be low-impedance for stable EEPROM operation and noise immunity. |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up (2 kΩ typical for 400 kHz); carries addresses, data, and ACK/NACK signals. |
| SCL | Serial Clock Input | Input-only clock line synchronized to host controller; rising/falling edges define data sampling and transfer timing windows. |
| WP | Write-Protect Control | Active-high enable: tied to VCC disables all writes (read-only mode); tied to VSS enables full read/write access. |
| VCC | Power Supply | Primary supply rail (2.5–5.5V); powers internal HV generator, EEPROM array, and interface logic. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Write-Protection | WP pin provides unconditional, pin-level disable of all write operations - eliminates risk of accidental firmware corruption during power transitions or software faults. |
| 16-Byte Page Write Buffer | Enables burst programming of up to 16 contiguous bytes per Stop condition, reducing I²C transaction overhead and improving effective write throughput. |
| Schmitt Trigger Inputs | SDA and SCL inputs incorporate hysteresis (≥0.05×VCC) to reject noise spikes and prevent false Start/Stop detection on electrically noisy boards. |
| Output Slope Control | Controls SDA fall time to ≤250 ns (CB ≤ 400 pF), minimizing ground bounce and EMI during bus transitions in mixed-signal systems. |
| I²C Bus Compatibility | Fully compliant with standard-mode (100 kHz), fast-mode (400 kHz), and timing requirements including THD:STA, TSU:DAT, and TAA specifications. |
Applications
| Industrial Sensor Calibration | Embedded System Configuration Storage |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers (PLCs) and process transmitters. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed via I²C during system boot or recalibration routines; WP pin secured to VCC after initial programming. Use Value: Ensures consistent measurement accuracy across unit lifetimes and eliminates need for external calibration hardware or volatile RAM backup. | Use Scenario: Holding user-defined settings (e.g., display brightness, network IP, alarm thresholds) in medical infusion pumps and diagnostic equipment. IC Role / Device Role / Timing Role: Persistent configuration register accessed during initialization and runtime updates; leverages page write for efficient multi-parameter saves. Use Value: Survives power loss and cold resets, enabling zero-configuration recovery and regulatory-compliant audit trails. |
| Automotive Body Control Module (BCM) | Smart Energy Meter Firmware Patch Storage |
Use Scenario: Storing seat/mirror position presets and lighting profiles in AEC-Q100 qualified body control units. IC Role / Device Role / Timing Role: I²C slave device interfaced to 8-bit MCU; operates across –40°C to +85°C with 1 µA standby current for low-quiescent-power sleep modes. Use Value: Meets automotive reliability standards (AEC-Q100 Grade 2) and extends battery life in always-connected modules. | Use Scenario: Holding field-upgradable firmware patches for metrology ICs in utility-grade electricity meters deployed in remote locations. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for signed firmware fragments; WP pin used to lock patch area post-installation. Use Value: Enables secure over-the-air updates without exposing main flash to corruption risks; 1M endurance supports decades of field revisions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04T-I/MNY | Lower VCC min (1.7V), same 400 kHz max clock, identical MNY package and pinout. | Supports single-cell Li-ion or energy-harvesting systems where 2.5V minimum is prohibitive. | Select when operating below 2.5V is required; verify I²C timing margins at 1.7V–2.4V (100 kHz only). |
| AT24C04-PU | Same 4-Kbit capacity and SOIC-8 package, but rated for 1 MHz clock and lacks AEC-Q100 qualification. | Used in cost-sensitive consumer electronics where automotive qualification is unnecessary. | Choose for higher-speed I²C (1 MHz) in non-automotive designs; confirm WP functionality matches system protection needs. |
Compared with 24LC04BT-I/MNY, the 24AA04T-I/MNY extends voltage range downward at the cost of reduced clock speed below 2.5V, while the AT24C04-PU offers faster I²C but omits automotive qualification and uses a larger SOIC package - making the 24LC04BT-I/MNY optimal for space-constrained, industrial-grade 2.5V+ systems requiring guaranteed reliability.
Availability
24LC04BT-I/MNY is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded system configuration storage, and automotive body control module applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for 24LC04BT-I/MNY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, serving industrial, automotive, and consumer markets with high-reliability silicon and development tools.
The 24LC04B series belongs to Microchip's serial EEPROM product line, designed specifically for robust, low-power, I²C-based nonvolatile data storage in space- and power-constrained embedded systems.
FAQ
What is the operating voltage range for the 24LC04BT-I/MNY?
The 24LC04BT-I/MNY operates from 2.5V to 5.5V. Unlike the 24AA04 variant, it does not support voltages below 2.5V. This makes it suitable for standard 3.3V and 5V logic systems but incompatible with sub-2.5V energy-harvesting or single-cell battery applications. Operation outside this range may cause functional failure or permanent damage.
Does the 24LC04BT-I/MNY require external pull-up resistors on SDA and SCL lines?
Yes, the 24LC04BT-I/MNY requires external pull-up resistors on both SDA and SCL lines because these pins are open-drain. For 400 kHz operation, a 2 kΩ resistor is recommended; for 100 kHz, 10 kΩ is typical. Incorrect pull-up values can cause timing violations, bus contention, or unreliable ACK detection during I²C transactions.
How does the WP pin function on the 24LC04BT-I/MNY?
The WP (Write-Protect) pin on the 24LC04BT-I/MNY is active-high: when tied to VCC, it disables all write operations (including byte and page writes) across the entire 4-Kbit memory array, while read operations remain fully functional. When tied to VSS, full read/write access is enabled. This provides hardware-level security against accidental or malicious firmware corruption.
What is the maximum I²C clock frequency supported by the 24LC04BT-I/MNY?
The 24LC04BT-I/MNY supports a maximum I²C clock frequency of 400 kHz under standard conditions (VCC ≥ 2.5V). It is not rated for 1 MHz operation like the 24FC04 variant. Attempting 1 MHz communication will violate AC timing parameters such as THIGH (min 600 ns) and TLOW (min 1300 ns), resulting in bus errors or failed ACK responses.
Is the 24LC04BT-I/MNY AEC-Q100 qualified?
Yes, the 24LC04BT-I/MNY is AEC-Q100 qualified for automotive applications. It meets Grade 2 temperature requirements (–40°C to +105°C ambient), though its specified industrial range is –40°C to +85°C. This qualification validates its reliability for use in body control modules, infotainment interfaces, and other automotive subsystems subject to stringent stress testing.
24LC04BT-I/MNY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (2x3)
24LC04BT-I/MNY FAQ
1.How can I place an order for 24LC04BT-I/MNY through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC04BT-I/MNY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC04BT-I/MNY reliable?
The price and inventory of 24LC04BT-I/MNY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC04BT-I/MNY is usually 5 days.
3.What payment methods are accepted for 24LC04BT-I/MNY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC04BT-I/MNY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC04BT-I/MNY?
24LC04BT-I/MNY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC04BT-I/MNY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC04BT-I/MNY?
For technical support, including 24LC04BT-I/MNY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC04BT-I/MNY requirements.
6.How does Aetrix verify that 24LC04BT-I/MNY is sourced from the original manufacturer or authorized distributors?
All 24LC04BT-I/MNY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC04BT-I/MNY meets industry standards.
7.What is the process for return or replacement of 24LC04BT-I/MNY?
All 24LC04BT-I/MNY units undergo pre-shipment inspection (PSI). If there is an issue with 24LC04BT-I/MNY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC04BT-I/MNY part is unused and in its original packaging.
Return procedure for 24LC04BT-I/MNY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC04BT-I/MNY Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

