My Inquiry
My Account
Microchip Technology 24LC04BT-I/SN
- Part No.:
- 24LC04BT-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
24LC04BT-I/SN.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:6,139
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC04BT-I/SN from Microchip Technology Inc. is a 4-Kbit I²C-compatible serial EEPROM organized as two 256 × 8-bit blocks, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 5 ms max page write time, and industrial temperature range (–40°C to +85°C). It supports hardware write-protection via the WP pin and is packaged in an 8-lead SOIC (SN) with wettable flanks.
For engineers reviewing the 24LC04BT-I/SN datasheet, 24LC04BT-I/SN pinout, 24LC04BT-I/SN application, or 24LC04BT-I/SN equivalent, key selection considerations include its 2.5V minimum VCC, 16-byte page buffer, Schmitt-triggered SDA/SCL inputs for noise immunity, self-timed erase/write cycle, and compatibility with standard I²C bus timing at 400 kHz.
Technical Context
The 24LC04BT-I/SN implements a two-wire I²C interface with fixed 4-bit device code '1010', block-select bit B0, and R/W control - enabling access to either of two 256-word memory blocks. Its internal address pointer auto-increments during sequential reads and supports current-address, random, and sequential read modes.
It uses on-chip high-voltage generation for EEPROM programming, features slope-controlled outputs to suppress ground bounce, and incorporates input filtering (50 ns spike suppression) plus Schmitt-trigger hysteresis (≥0.05×VCC) for robust operation on noisy buses. Write protection is implemented via a dedicated WP pin tied to VCC or VSS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (2 × 256 × 8-bit blocks), enabling compact nonvolatile storage for configuration data or calibration parameters without external address latches. |
| VCC Range | 2.5V to 5.5V - compatible with 3.3V and 5V systems; not operable below 2.5V unlike 24AA04/24FC04 variants. |
| Max Clock Frequency | 400 kHz - supports standard-mode I²C timing; requires THIGH ≥ 600 ns and TLOW ≥ 1300 ns at VCC ≥ 2.5V. |
| Page Write Buffer | 16 bytes - allows burst writes within a single physical page (0–15, 16–31, etc.), reducing bus overhead versus byte-by-byte writes. |
| Write Cycle Time | 5 ms maximum - defines worst-case latency before next command; ACK polling required to detect completion. |
| Data Retention | 200 years - ensures long-term reliability for infrequently updated settings in industrial or automotive applications. |
| Endurance | 1 million erase/write cycles - supports frequent reprogramming in logging, tuning, or field-upgrade scenarios. |
| ESD Protection | >4 kV HBM - provides robustness against handling and system-level electrostatic discharge events. |
Pinout & Package
24LC04BT-I/SN is housed in an 8-lead narrow SOIC (SN) package per JEDEC MS-012, with 1.27 mm pitch, 3.90 mm body width, and wettable flanks for automated optical inspection (AOI) of solder joints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | No internal connection; may be left floating or tied to VSS/VCC without affecting function or I²C addressing. |
| A1 | Device Address Input | No internal connection; unused in 24LC04B family - all devices respond to same base address '1010xxx0/1'. |
| A2 | Device Address Input | No internal connection; eliminates need for external pull-up/down resistors on address lines. |
| VSS | Ground Reference | Primary return path for all internal circuitry and I/O; must be low-impedance to ensure noise immunity and stable logic thresholds. |
| SDA | Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up (2 kΩ typical for 400 kHz); transmits addresses, data, and ACK/NACK signals. |
| SCL | Serial Clock Input | Input-only clock line synchronized to host controller; rising/falling edges define data sampling and setup/hold windows. |
| WP | Write-Protect Control | Logic-high (VCC) disables all write operations across full 000–1FF address space; logic-low (VSS) enables normal read/write access. |
| VCC | Power Supply | Supplies core logic, EEPROM array, and I/O drivers; bypass capacitor (0.1 µF) recommended near pin for transient suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | ≥0.05×VCC hysteresis on SDA/SCL - rejects sub-50 ns noise spikes and prevents false Start/Stop detection on noisy PCBs. |
| Output slope control | Controlled rise/fall times - eliminates ground bounce during switching, critical for mixed-signal systems sharing VSS with analog sections. |
| Hardware write-protection | Dedicated WP pin with VCC/VSS logic-level enable - provides tamper-resistant configuration lock without firmware intervention. |
| 16-byte page write buffer | Reduces I²C transaction count by up to 16× versus byte writes - improves bus efficiency and lowers host CPU overhead in firmware. |
| Self-timed erase/write cycle | No external timing components needed - internal HV generator and state machine manage programming voltage and verify sequence autonomously. |
| Industrial temperature range | –40°C to +85°C operation - qualified for use in extended ambient environments including factory automation and outdoor electronics. |
Applications
| Smart Metering | Industrial PLC Modules |
|---|---|
|
Use Scenario: Storing tariff tables, meter calibration coefficients, and event logs in electricity/water/gas meters deployed in uncontrolled environments. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed 200-year data retention and 1M endurance for field-upgradable parameters. Use Value: Eliminates battery-backed SRAM; WP pin prevents accidental overwrites during firmware updates or power-loss recovery sequences. |
Use Scenario: Holding I/O mapping definitions, PID loop constants, and alarm thresholds in programmable logic controllers used in manufacturing lines. IC Role / Device Role / Timing Role: I²C-configurable parameter store accessible by ARM Cortex-M host MCU during boot or runtime reconfiguration. Use Value: Enables plug-and-play module replacement without manual DIP-switch configuration; 400 kHz bus speed supports real-time parameter loading. |
| Automotive Body Control Units | Medical Diagnostic Equipment |
|
Use Scenario: Saving seat/mirror position presets, lighting profiles, and fault history in AEC-Q100-compliant body control modules. IC Role / Device Role / Timing Role: Automotive-grade EEPROM interfaced via I²C to microcontroller for user-customizable settings persistence. Use Value: Qualified to AEC-Q100 Grade 2 (–40°C to +105°C), supporting extended temperature operation beyond industrial spec. |
Use Scenario: Archiving sensor calibration offsets, usage counters, and regulatory compliance timestamps in portable ultrasound or ECG devices. IC Role / Device Role / Timing Role: Secure, low-power nonvolatile memory for FDA-required audit trails and device-specific calibration data. Use Value: 1 µA standby current extends battery life; RoHS compliance meets medical device environmental regulations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA04T-I/SN | Lower VCC min (1.7V), same 400 kHz max clock, identical SOIC-8 packaging and pinout. | Supports 1.7V–5.5V systems (e.g., coin-cell-powered IoT sensors); not rated for automotive AEC-Q100. | Select when ultra-low-voltage operation is required and industrial temp range suffices. |
| 24FC04T-I/SN | 1 MHz max clock, 1.7V–5.5V VCC, same memory organization and SOIC-8 package. | Enables faster firmware updates or high-throughput logging where bus bandwidth exceeds 400 kHz limits. | Select when higher-speed I²C communication is critical and system VCC ≥ 1.7V is guaranteed. |
Compared with 24LC04BT-I/SN, the 24AA04T-I/SN offers wider supply flexibility but no automotive qualification, while the 24FC04T-I/SN delivers 2.5× faster bus throughput at the cost of tighter VCC stability requirements during high-speed operation.
Availability
24LC04BT-I/SN is available at Aetrix Electronics and suitable for smart metering, industrial PLC modules, and automotive body control units requiring stable component supply, long-term data retention, and AEC-Q100-compliant nonvolatile memory.
Supply support for 24LC04BT-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with global manufacturing and quality certifications including ISO 9001 and IATF 16949.
The 24LC04B series belongs to Microchip's serial EEPROM product line, designed specifically for reliable, low-power, I²C-based nonvolatile storage in industrial, automotive, and consumer applications where pin count, board space, and firmware simplicity are critical.
FAQ
What is the minimum supply voltage required for reliable operation of the 24LC04BT-I/SN?
The 24LC04BT-I/SN requires a minimum VCC of 2.5V for guaranteed functionality across its full industrial temperature range (–40°C to +85°C). Operation below 2.5V is not specified and may result in failed writes, corrupted reads, or undefined I²C behavior - unlike the 24AA04 variant which supports down to 1.7V.
Does the 24LC04BT-I/SN support multi-master I²C bus configurations?
Yes, the 24LC04BT-I/SN fully complies with the I²C specification for multi-master arbitration. Its open-drain SDA/SCL pins and built-in START/STOP condition detection allow seamless integration into shared buses with multiple controllers, provided external pull-ups meet bus capacitance and speed requirements.
How does the WP pin affect memory access in the 24LC04BT-I/SN?
When the WP pin of the 24LC04BT-I/SN is tied to VCC, all write operations (byte and page) to the entire 000–1FF address space are inhibited; read operations remain fully functional. When WP is tied to VSS or left floating (not recommended), normal read/write access is enabled - no software lock is required.
Can the 24LC04BT-I/SN be used in place of the 24LC04B-I/SN?
Yes, the 24LC04BT-I/SN is functionally and pin-compatible with the 24LC04B-I/SN. The 'T' suffix denotes tape-and-reel packaging, while electrical specifications, timing, pinout, and memory map are identical - making it a direct drop-in replacement in production and design.
What is the maximum number of bytes that can be written in a single page write operation for the 24LC04BT-I/SN?
The 24LC04BT-I/SN supports a maximum of 16 bytes per page write operation. Attempting to write more than 16 bytes before issuing a STOP condition causes the address pointer to wrap within the current page boundary (e.g., writing 17 bytes to address 0x00 stores bytes 0–15 at 0x00–0x0F and overwrites byte 0 at 0x00 with byte 16).
24LC04BT-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 8 x 2
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
24LC04BT-I/SN FAQ
1.How can I place an order for 24LC04BT-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC04BT-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC04BT-I/SN reliable?
The price and inventory of 24LC04BT-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC04BT-I/SN is usually 5 days.
3.What payment methods are accepted for 24LC04BT-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC04BT-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC04BT-I/SN?
24LC04BT-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC04BT-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC04BT-I/SN?
For technical support, including 24LC04BT-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC04BT-I/SN requirements.
6.How does Aetrix verify that 24LC04BT-I/SN is sourced from the original manufacturer or authorized distributors?
All 24LC04BT-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC04BT-I/SN meets industry standards.
7.What is the process for return or replacement of 24LC04BT-I/SN?
All 24LC04BT-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 24LC04BT-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC04BT-I/SN part is unused and in its original packaging.
Return procedure for 24LC04BT-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC04BT-I/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
