Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 24LC1025-E/SN

Name: 24LC1025-E/SN
Brand: Microchip Technology
SKU: 24LC1025-E/SN
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 24LC1025-E/SN

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: 24LC1025-E/SN.pdf

Description:: IC EEPROM 1MBIT I2C 400KHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:286

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

24LC1025-E/SN from Microchip Technology Inc. is a 128K × 8 (1024 kbit) I²C-compatible serial EEPROM with hardware write-protection, 128-byte page buffer, and operation across 2.5V–5.5V supply. It supports up to four cascaded devices on one bus, delivers 400 kHz max clock frequency at V_CC ≥ 4.5V (industrial/automotive), and features Schmitt-trigger inputs for noise immunity. Used in automotive infotainment control modules for nonvolatile storage of calibration data, configuration profiles, and firmware patch metadata.

For engineers reviewing the 24LC1025-E/SN datasheet, 24LC1025-E/SN pinout, 24LC1025-E/SN application, or 24LC1025-E/SN equivalent, key selection criteria include its automotive-grade temperature range (–40°C to +125°C), hardware WP pin behavior, 128-byte page write capability, and strict 5 µA standby current - all critical for battery-backed telematics and ADAS subsystems requiring long-term data retention and low-power operation.

Technical Context

The 24LC1025-E/SN implements a two-wire I²C interface with slave-only operation, using a 7-bit device address prefix (1010xxx) plus block-select bit (B0) and chip-select bits (A1, A0) to access its 1 Mbit memory array split into two 512 kbit segments. Addressing supports contiguous expansion across up to four devices via A0/A1 configuration, but sequential reads are bounded within each 512 kbit segment (00000h–0FFFFh and 10000h–1FFFFh).

Internal architecture includes a 128-byte page latch, self-timed erase/write cycle (typ. 3 ms), and HV generator for EEPROM cell programming. Write protection is enforced by the WP pin sampled at the Stop condition; tying WP to V_CC inhibits all writes while preserving read functionality. Schmitt-trigger inputs on SDA/SCL and output slope control suppress ground bounce and improve noise immunity in noisy automotive environments.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	128K × 8 (1024 kbit); enables storage of >128 KB of persistent configuration, calibration, or event logs in space-constrained ECUs.
Interface	I²C-compatible 2-wire serial bus; requires only SDA/SCL lines and pull-ups - reduces PCB routing complexity vs. SPI parallel interfaces.
Max clock frequency	400 kHz at V_CC ≥ 4.5V (E-temp); supports faster firmware updates and logging vs. 100 kHz legacy EEPROMs without increasing bus loading.
Page write buffer	128 bytes; allows burst writes of full configuration blocks in one transaction, minimizing bus occupancy and host CPU overhead.
Write-protect method	Hardware WP pin tied to V_CC; prevents accidental overwrites during power-up/down or EMI events - no software lock required.
Endurance & retention	1 million erase/write cycles; >200 years data retention at +85°C; validated for lifetime use in automotive control units without refresh.
Supply voltage	2.5V to 5.5V; compatible with 3.3V and 5V microcontroller I/O domains without level-shifting in body control modules.
Temperature range	–40°C to +125°C (Automotive E-grade); qualified for under-hood and infotainment applications per AEC-Q100 stress requirements.

Pinout & Package

24LC1025-E/SN is housed in an 8-lead SOIC package (3.90 mm width), RoHS-compliant, with matte tin (Sn) lead finish. Pin 1 is marked with a beveled corner or dot; pin numbering follows standard SOIC convention (counterclockwise from top-left when notch faces up).

Pin/Terminal	Circuit Role	Design Meaning
A0	User-configurable chip select input	Hardwired to VSS or VCC to set LSB of 3-bit device address; enables up to four 24LC1025-E/SN devices on same I²C bus.
A1	User-configurable chip select input	Hardwired to VSS or VCC to set MSB of 3-bit device address; used with A0 to generate unique slave address (1010xx0).
A2	Non-configurable chip select input	Mandatory tie-to-VCC; device fails to respond if left floating or grounded - ensures deterministic initialization in automotive systems.
VSS	Ground reference	System ground return path; must be low-impedance connection to minimize noise coupling into SDA/SCL lines.
SDA	Bidirectional serial data line	Open-drain I²C bus line requiring external pull-up (2 kΩ typical for 400 kHz); transmits addresses, commands, and data.
SCL	Serial clock input	Master-generated clock synchronizing all I²C transfers; Schmitt-trigger input rejects sub-50 ns noise spikes per spec.
WP	Hardware write-protect input	Active-high logic: tied to VCC disables all writes (read-only mode); sampled only at Stop condition - immune to transient glitches.
VCC	Positive supply voltage	2.5V–5.5V operation; decoupling capacitor (0.1 µF ceramic) required within 10 mm of pin to stabilize internal HV generator during writes.

Key Features

Feature	Design Value
128-byte page write buffer	Reduces host MCU intervention during bulk writes - e.g., storing full CAN message log (128 × 8-byte frames) in single I²C transaction.
Schmitt-trigger SDA/SCL inputs	Provides 0.05×V_CC hysteresis (min), rejecting >50 ns noise spikes common in automotive harnesses without external filtering.
Self-timed write cycle	Eliminates need for host polling delay timers; ACK polling (via repeated Start + control byte) confirms completion without fixed timeouts.
Hardware WP pin	Prevents corruption during brown-out or reset sequences - critical for safety-critical parameters like airbag deployment thresholds.
ESD protection >4 kV	Meets IEC 61000-4-2 Level 3 (±8 kV contact) requirements for in-vehicle assembly and service environments.
Two 512 kbit address segments	Enables independent firmware partitioning - e.g., one segment for bootloader config, second for runtime calibration data - with atomic updates.

Applications

Automotive Body Control Module	Industrial PLC Configuration Storage
Use Scenario: Storing door lock actuator timing profiles, mirror position presets, and lighting dimming curves across vehicle lifecycle. IC Role / Device Role / Timing Role: Nonvolatile parameter store interfaced to 8-bit MCU via I²C; retains values through ignition cycles and battery disconnects. Use Value: Enables OEM personalization without reprogramming; 1M endurance supports >10 years of daily user adjustments at 300 cycles/year.	Use Scenario: Holding ladder logic configuration, I/O mapping tables, and alarm thresholds in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: System-level configuration EEPROM accessed during PLC boot; survives industrial power interruptions and thermal cycling. Use Value: Eliminates need for backup supercapacitors or batteries; >200-year retention ensures data integrity over full equipment service life.
Medical Infusion Pump Calibration	Smart Energy Meter Firmware Patch Log
Use Scenario: Archiving flow-rate calibration coefficients, motor step counts, and maintenance history in Class II medical devices. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-required audit trails; WP pin locked during normal operation. Use Value: Hardware write-protection prevents unauthorized modification; 125°C rating supports sterilization cycle exposure.	Use Scenario: Logging firmware update signatures, patch version IDs, and rollback timestamps in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Tamper-evident event logger synchronized to meter's real-time clock; accessed only during secure OTA sessions. Use Value: Page-write capability stores full 128-byte patch metadata in one I²C frame - reducing RF transmission time and power consumption.

Automotive Body Control Module

Industrial PLC Configuration Storage

Use Scenario: Storing door lock actuator timing profiles, mirror position presets, and lighting dimming curves across vehicle lifecycle.

IC Role / Device Role / Timing Role: Nonvolatile parameter store interfaced to 8-bit MCU via I²C; retains values through ignition cycles and battery disconnects.

Use Value: Enables OEM personalization without reprogramming; 1M endurance supports >10 years of daily user adjustments at 300 cycles/year.

Use Scenario: Holding ladder logic configuration, I/O mapping tables, and alarm thresholds in DIN-rail mounted programmable logic controllers.

IC Role / Device Role / Timing Role: System-level configuration EEPROM accessed during PLC boot; survives industrial power interruptions and thermal cycling.

Use Value: Eliminates need for backup supercapacitors or batteries; >200-year retention ensures data integrity over full equipment service life.

Medical Infusion Pump Calibration

Smart Energy Meter Firmware Patch Log

Use Scenario: Archiving flow-rate calibration coefficients, motor step counts, and maintenance history in Class II medical devices.

IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-required audit trails; WP pin locked during normal operation.

Use Value: Hardware write-protection prevents unauthorized modification; 125°C rating supports sterilization cycle exposure.

Use Scenario: Logging firmware update signatures, patch version IDs, and rollback timestamps in ANSI C12.22-compliant smart meters.

IC Role / Device Role / Timing Role: Tamper-evident event logger synchronized to meter's real-time clock; accessed only during secure OTA sessions.

Use Value: Page-write capability stores full 128-byte patch metadata in one I²C frame - reducing RF transmission time and power consumption.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT24C1024-MAHM-T (Microchip)	Same 1024 kbit density, 1 MHz max clock (FC variant), 1.7–5.5V V_CC, but rated only for Industrial (–40°C to +85°C) temp range.	Lacks automotive qualification; unsuitable for under-hood or engine bay deployments requiring E-grade reliability.	Select only for cost-sensitive industrial controls where extended temperature is not required.
BR24G1ME-3AE (ROHM)	1024 kbit I²C EEPROM, 1.7–5.5V, –40°C to +105°C, 1 MHz clock, but uses different addressing scheme (no B0 block select) and lacks A2 pin requirement.	Cannot replace 24LC1025-E/SN without firmware changes due to incompatible memory segmentation and device addressing.	Consider for new designs prioritizing higher speed and broader V_CC, but not as drop-in replacement.

Compared with AT24C1024-MAHM-T and BR24G1ME-3AE, the 24LC1025-E/SN uniquely combines automotive temperature qualification, mandatory A2-to-VCC constraint for deterministic startup, and dual-segment addressing - making it irreplaceable in AEC-Q100-compliant systems requiring guaranteed memory partitioning and fail-safe write protection.

Availability

24LC1025-E/SN is available at Aetrix Electronics and suitable for automotive electronics, industrial programmable logic controllers, and medical device calibration storage requiring stable component supply, long-term lifecycle support, and AEC-Q100-aligned sourcing.

Supply support for 24LC1025-E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory products, with global manufacturing and quality certifications including ISO/TS 16949 for automotive components.

The 24LC1025-E/SN belongs to Microchip's 24XX1025 family of I²C EEPROMs designed specifically for automotive and industrial applications demanding high reliability, wide voltage operation, and hardware-enforced data integrity.

FAQ

What is the maximum I²C clock frequency supported by the 24LC1025-E/SN?

The 24LC1025-E/SN supports up to 400 kHz at V_CC ≥ 4.5V in automotive temperature range (–40°C to +125°C). At V_CC < 4.5V, the maximum clock drops to 100 kHz. This dual-speed capability ensures compatibility with both legacy 100 kHz buses and modern high-throughput automotive networks while maintaining signal integrity.

How does the A2 pin function on the 24LC1025-E/SN?

The A2 pin on the 24LC1025-E/SN is a non-configurable chip select input that must be hard-wired to V_CC. If left floating or tied to V_SS, device operation becomes undefined. This design enforces deterministic initialization in safety-critical automotive systems, eliminating configuration errors during power-up sequences.

Can the 24LC1025-E/SN perform sequential reads across its entire 1024 kbit memory space?

No. The 24LC1025-E/SN divides its memory into two 512 kbit segments (00000h–0FFFFh and 10000h–1FFFFh). Sequential reads automatically roll over within each segment but cannot cross the boundary between them. To read full memory, software must issue separate read commands for each segment.

What happens when the WP pin is tied to V_CC on the 24LC1025-E/SN?

When WP is tied to V_CC, all write operations (byte and page) are inhibited, but read operations remain fully functional. The device acknowledges write commands but performs no internal programming - enabling safe read-only access during system diagnostics or firmware validation without risk of data corruption.

Is the 24LC1025-E/SN pin-compatible with other members of the 24XX1025 family such as the 24AA1025 or 24FC1025?

Yes - all 24XX1025 variants share identical 8-pin SOIC (SN), PDIP, and SOIJ packages and pinout. However, electrical differences exist: 24AA1025 operates down to 1.7V, 24FC1025 supports 1 MHz clock, and only 24LC1025-E/SN is qualified for automotive temperature range with E-grade marking.

24LC1025-E/SN Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 1Mbit

Memory Organization:: 128K x 8

Memory Interface:: I2C

Clock Frequency:: 400 kHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 900 ns

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

24LC1025-E/SN FAQ

1.How can I place an order for 24LC1025-E/SN through Aetrix?

Please submit a Request for Quotation (RFQ) for 24LC1025-E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 24LC1025-E/SN reliable?

The price and inventory of 24LC1025-E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC1025-E/SN is usually 5 days.

3.What payment methods are accepted for 24LC1025-E/SN?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC1025-E/SN transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 24LC1025-E/SN?

24LC1025-E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 24LC1025-E/SN order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 24LC1025-E/SN?

For technical support, including 24LC1025-E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC1025-E/SN requirements.

6.How does Aetrix verify that 24LC1025-E/SN is sourced from the original manufacturer or authorized distributors?

All 24LC1025-E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC1025-E/SN meets industry standards.

7.What is the process for return or replacement of 24LC1025-E/SN?

All 24LC1025-E/SN units undergo pre-shipment inspection (PSI). If there is an issue with 24LC1025-E/SN, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 24LC1025-E/SN part is unused and in its original packaging.

Return procedure for 24LC1025-E/SN:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…