Microchip Technology 24LC1026-E/SN
- Part No.:
- 24LC1026-E/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
24LC1026-E/SN.pdf
- Description:
- IC EEPROM 1MBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,869
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC1026-E/SN from Microchip Technology is a 1024 Kbit (128K × 8) I²C-compatible serial EEPROM with automotive-grade temperature range (–40°C to +125°C), 2.5V–5.5V supply, 400 kHz max clock (100 kHz at VCC < 4.5V in E-temp), and hardware write-protection via WP pin. It supports cascaded operation of up to four devices on one bus and is used for nonvolatile configuration storage in engine control units and ADAS modules.
For engineers reviewing the 24LC1026-E/SN datasheet, 24LC1026-E/SN pinout, 24LC1026-E/SN application, or 24LC1026-E/SN equivalent, key selection criteria include its AEC-Q100-qualified automotive operating range, 128-byte page write buffer, Schmitt-trigger inputs for noise immunity, and 1 million endurance cycles with >200-year data retention.
Technical Context
The 24LC1026-E/SN implements a two-wire I²C interface with slave addressing using A1/A2 pins and block-select bit B0 to access two 512 Kbit memory segments (00000h–0FFFFh and 10000h–1FFFFh). It uses internal address pointer auto-increment for sequential reads and supports byte/page writes with self-timed erase/write cycles.
Its architecture includes on-chip HV generator for EEPROM programming, 128-byte page latches for buffered writes, and dual-voltage sense amplifiers for reliable read operations across the full VCC and temperature range. The device samples WP at the Stop bit to enforce hardware write protection before initiating any write cycle.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1024 Kbit (128K × 8), organized as two 512 Kbit blocks for segmented addressing |
| Interface | I²C-compatible 2-wire serial bus with 7-bit slave address and R/W control bit |
| Max clock frequency | 400 kHz at VCC ≥ 2.5V; drops to 100 kHz when VCC < 4.5V in automotive (E) temp range |
| Write endurance | 1,000,000 cycles per page - endurance is specified per physical 128-byte page, not per byte |
| Data retention | >200 years at +85°C ambient - validated under accelerated life testing per JEDEC JESD22-A117 |
| Operating voltage | 2.5V to 5.5V - minimum 2.5V ensures compatibility with 3.3V and 5V systems in automotive environments |
| Temperature range | –40°C to +125°C (automotive E-grade) - qualified per AEC-Q100 Rev G stress test requirements |
Pinout & Package
24LC1026-E/SN is supplied in an 8-lead SOIC package (3.90 mm body width), RoHS-compliant, with matte tin (Sn) lead finish. Pin 1 is marked by a beveled corner or laser dot; package conforms to JEDEC MS-012AA.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NC | No-connect terminal | Internally unconnected; must remain floating or tied to ground per layout best practice - no functional role in I²C operation |
| A1, A2 | Chip address inputs | Configure 2-bit slave address (A2,A1); enable up to four devices on same bus - hard-wired to VSS/VCC or driven by MCU GPIO |
| VSS | Ground reference | Primary return path for all internal logic and EEPROM array - requires low-impedance connection to system ground plane |
| SDA | Serial data bidirectional line | Open-drain I²C data line requiring external pull-up (2 kΩ typical for 400 kHz); changes only during SCL low |
| SCL | Serial clock input | Master-generated clock synchronizing all transfers; rising edge samples data, falling edge allows data change |
| WP | Hardware write-protect input | Active-high protection: tied to VCC disables all writes (reads unaffected); sampled at Stop bit of each command |
| VCC | Power supply | 2.5V–5.5V supply - powers EEPROM core, I/O buffers, and HV generator; bypass capacitor (0.1 µF) required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs on SDA/SCL | Input hysteresis ≥ 0.05 VCC eliminates false triggering from EMI or ground bounce in noisy automotive environments |
| 128-byte page write buffer | Reduces total write time vs. byte writes - 128-byte page program completes in ~3 ms typical, enabling faster firmware updates |
| Output slope control | Controlled rise/fall times (≤300 ns at 5.5V) prevent ground bounce and signal integrity issues on shared PCB traces |
| Factory programming support | Allows pre-loading of calibration data or security keys during wafer sort or final test - reduces post-solder programming steps |
| ESD protection >4 kV HBM | Robustness against handling and assembly ESD events without external protection components - meets AEC-Q100 Class 3B |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing trim values, fault logs, and adaptive learning parameters that persist across ignition cycles and battery disconnects. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to MCU via I²C; accessed during boot and runtime for calibration recall. Use Value: Enables zero-latency parameter recovery after cold start; 1M endurance supports frequent recalibration in closed-loop fuel/ignition control. | Use Scenario: Retaining camera lens calibration offsets, radar sensor alignment data, and lane-departure warning thresholds. IC Role / Device Role / Timing Role: Dedicated EEPROM for safety-critical configuration storage - isolated from main MCU flash to prevent corruption during OTA updates. Use Value: Automotive-grade temperature range ensures reliability in under-hood camera housings; hardware WP prevents accidental overwrites during CAN-based diagnostics. |
| Infotainment Head Unit | Body Control Module (BCM) |
Use Scenario: Saving user preferences (volume, display brightness, seat position) and Bluetooth pairing tables across power cycles. IC Role / Device Role / Timing Role: Secondary I²C slave on infotainment SoC's peripheral bus - accessed asynchronously during UI idle periods. Use Value: 128-byte page writes minimize bus occupancy during preference saves; >200-year retention guarantees data survival over vehicle lifetime. | Use Scenario: Storing door lock timing profiles, window auto-up/down limits, and lighting fade curves configured via dealer tools. IC Role / Device Role / Timing Role: Configuration EEPROM on BCM microcontroller's I²C bus - programmed once during vehicle build and rarely modified thereafter. Use Value: Hardware WP pin simplifies production programming flow - WP held high during assembly, then grounded only during field reconfiguration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C1024-MAHM-T | 1024 Kbit I²C EEPROM, 1.7V–5.5V, industrial temp (–40°C to +85°C), no automotive qualification | Lacks AEC-Q100 compliance and E-temp rating - unsuitable for under-hood or safety-critical modules | Select only for cost-sensitive non-automotive designs where extended temperature is not required |
| BR24G1ME-3A | 1024 Kbit I²C EEPROM, 1.7V–5.5V, automotive temp (–40°C to +125°C), 1 MHz max clock, built-in error correction | Higher speed and ECC support improve robustness in high-noise CAN/FlexRay domains but increase cost | Prefer when system-level CRC or ECC is not implemented in MCU firmware and bit errors must be corrected autonomously |
Compared with AT24C1024-MAHM-T and BR24G1ME-3A, the 24LC1026-E/SN delivers AEC-Q100-qualified automotive operation at 400 kHz with proven field reliability in ECUs, while avoiding the cost premium of ECC or unnecessary 1 MHz capability in bandwidth-constrained control networks.
Availability
24LC1026-E/SN is available at Aetrix Electronics and suitable for engine control units, ADAS sensors, infotainment head units, and body control modules requiring stable component supply across multi-year automotive production programs.
Supply support for 24LC1026-E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory products, with broad automotive qualification and long-term product longevity commitments.
The 24LC1026-E/SN belongs to Microchip's 24XX1026 family of I²C EEPROMs, designed specifically for automotive and industrial applications demanding extended temperature operation, high endurance, and robust noise immunity in electrically harsh environments.
FAQ
What is the maximum I²C clock frequency supported by the 24LC1026-E/SN?
The 24LC1026-E/SN supports up to 400 kHz when VCC ≥ 2.5V and ambient temperature is within the automotive range (–40°C to +125°C). However, if VCC falls below 4.5V under E-temp conditions, the maximum clock rate is reduced to 100 kHz per DS20002270E specification. This voltage-dependent limitation ensures timing margin compliance across the full operating envelope. The 24LC1026-E/SN does not support 1 MHz operation - that capability is exclusive to the 24FC1026 variant.
How does hardware write-protection work on the 24LC1026-E/SN?
Hardware write-protection on the 24LC1026-E/SN is controlled by the WP pin: when tied to VCC, all write operations (byte and page) are inhibited while read operations remain fully functional. The device samples WP at the Stop bit of each command, so toggling WP mid-cycle has no effect. This behavior is implemented in silicon and requires no firmware intervention. For secure field updates, the 24LC1026-E/SN must have WP grounded during programming and reconnected to VCC afterward - a design choice confirmed in Section 2.4 and Figure 1-1 of the datasheet.
Can the 24LC1026-E/SN be used in a system with multiple EEPROMs on the same I²C bus?
Yes, the 24LC1026-E/SN supports cascading up to four devices on a single I²C bus using the A1 and A2 address pins to configure unique 2-bit chip select bits. Each device responds only when its A1/A2 combination matches the corresponding bits in the master's control byte (1010 A2 A1 B0 R/W). This enables up to 4 Mbit of contiguous EEPROM capacity. However, sequential reads cannot cross device boundaries - software must issue separate read commands per device, as stated in Section 5.1 of DS20002270E.
What is the page size and write time for the 24LC1026-E/SN?
The 24LC1026-E/SN has a 128-byte page write buffer and typical page write time of 3 ms. Page writes are limited to addresses within a single physical page boundary (e.g., 0000h–007Fh), and crossing boundaries causes wraparound instead of automatic increment. Endurance is rated per page (1,000,000 cycles), not per byte, because writing any byte in a page triggers full-page rewrite. This behavior is documented in Section 6.2 and Note on page 9 of DS20002270E, and applies identically to the 24LC1026-E/SN.
Is the 24LC1026-E/SN AEC-Q100 qualified?
Yes, the 24LC1026-E/SN is automotive-grade (E-temp) and qualified per AEC-Q100 Rev G requirements, with operating temperature range –40°C to +125°C. Its qualification is evidenced by the 'E' suffix in the part number, explicit listing in the Device Selection Table under "Automotive (E)" temperature range, and inclusion of E-temp-specific AC/DC specifications in Tables 1-1 and 1-2 of DS20002270E. This makes the 24LC1026-E/SN suitable for under-hood and safety-critical applications where industrial-grade parts would fail qualification.
24LC1026-E/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
24LC1026-E/SN FAQ
1.How can I place an order for 24LC1026-E/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC1026-E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC1026-E/SN reliable?
The price and inventory of 24LC1026-E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC1026-E/SN is usually 5 days.
3.What payment methods are accepted for 24LC1026-E/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC1026-E/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC1026-E/SN?
24LC1026-E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC1026-E/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC1026-E/SN?
For technical support, including 24LC1026-E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC1026-E/SN requirements.
6.How does Aetrix verify that 24LC1026-E/SN is sourced from the original manufacturer or authorized distributors?
All 24LC1026-E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC1026-E/SN meets industry standards.
7.What is the process for return or replacement of 24LC1026-E/SN?
All 24LC1026-E/SN units undergo pre-shipment inspection (PSI). If there is an issue with 24LC1026-E/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC1026-E/SN part is unused and in its original packaging.
Return procedure for 24LC1026-E/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC1026-E/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
