Microchip Technology 24LC1026-I/SM
- Part No.:
- 24LC1026-I/SM
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
24LC1026-I/SM.pdf
- Description:
- IC EEPROM 1MBIT I2C 400KHZ 8SOIJ
- Quantity:
- Payment:

- Shipping:

Inventory:3,257
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC1026-I/SM from Microchip Technology is a 128K × 8 (1024 Kbit) I²C-compatible serial EEPROM with industrial temperature range (−40°C to +85°C), 2.5V–5.5V supply voltage, and 400 kHz maximum clock frequency. It features 128-byte page write buffer, hardware write-protection via WP pin, and Schmitt-trigger inputs for noise immunity - deployed in embedded systems requiring nonvolatile parameter storage, calibration data retention, or firmware configuration backup.
For engineers reviewing the 24LC1026-I/SM datasheet, 24LC1026-I/SM pinout, 24LC1026-I/SM application, or 24LC1026-I/SM equivalent, key selection criteria include VCC operating range compatibility, I²C bus timing compliance at target clock speed, page boundary handling in firmware, and WP pin control logic for secure write-locking during power-up or fault conditions.
Technical Context
The 24LC1026-I/SM implements a two-wire I²C slave interface with fixed 7-bit address prefix '1010' and user-configurable A1/A2 bits enabling up to four devices on one bus. Its internal memory is split into two 512 Kbit blocks (00000h–0FFFFh and 10000h–1FFFFh), selected by the B0 bit in the control byte.
Write operations support both byte and page modes; page writes accept up to 128 bytes before triggering a self-timed 3 ms typical erase/write cycle. Read operations support current-address, random, and sequential modes - with automatic address pointer wraparound within each 512 Kbit block.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128K × 8 (1024 Kbit); provides sufficient space for multi-parameter system configuration, device calibration tables, or boot-time firmware flags. |
| Interface | I²C-compatible 2-wire serial; requires only SDA/SCL lines and pull-ups - reduces PCB routing complexity versus SPI or parallel EEPROMs. |
| Supply Voltage | 2.5V to 5.5V; compatible with 3.3V and 5V microcontroller I/O domains without level shifting. |
| Max Clock Frequency | 400 kHz (at VCC ≥ 2.5V); supports faster data loading than 100 kHz legacy I²C, improving boot-time parameter fetch latency. |
| Page Write Buffer | 128 bytes; enables efficient bulk writes - e.g., storing full sensor calibration sets in one transaction instead of 128 individual byte writes. |
| Endurance & Retention | 1 million erase/write cycles; >200 years data retention - suitable for field-deployed equipment with infrequent but critical updates. |
| Write Protection | Hardware-enabled via WP pin tied to VCC; prevents accidental overwrites during brown-out, reset, or firmware glitches. |
Pinout & Package
24LC1026-I/SM is housed in an 8-lead SOIC package (3.90 mm width), RoHS-compliant, with standard gull-wing lead form and 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NC | No-connect | Unused pin; must remain unconnected - no internal function or bonding. |
| A1 | Chip address input | Configures second LSB of I²C slave address; hardwired to VSS/VCC or driven by MCU GPIO to enable multi-device addressing. |
| A2 | Chip address input | Configures MSB of I²C slave address; used with A1 to select one of four possible addresses (1010xxxB0). |
| VSS | Ground reference | Primary return path for all internal circuitry; must be low-impedance connection to system ground plane. |
| SDA | Serial data bidirectional line | Open-drain I²C data line; requires external pull-up resistor (2 kΩ typical for 400 kHz operation). |
| SCL | Serial clock input | Master-generated clock synchronizing all data transfers; Schmitt-trigger input ensures noise immunity on rising/falling edges. |
| WP | Write-protect control | Active-high enable: tied to VCC disables all writes while permitting reads - critical for fail-safe configuration locking. |
| VCC | Power supply | 2.5V–5.5V tolerant supply rail; decoupling capacitor (0.1 µF ceramic) required within 10 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| 128-byte page write buffer | Reduces firmware overhead for multi-byte updates - eliminates need for 128 separate ACK-polling sequences per page. |
| Schmitt-trigger inputs (SDA/SCL) | Rejects fast transients and EMI-induced glitches on I²C bus, preventing spurious Start/Stop detection in noisy industrial environments. |
| Self-timed write cycle (3 ms typ.) | Removes need for precise software timing delays - host MCU can poll ACK or use timeout-based flow control. |
| Hardware write-protection (WP pin) | Provides deterministic, power-fail-immune lockout - unlike software-based protection vulnerable to corrupted register writes. |
| Cascadable up to four devices | Enables scalable memory expansion to 4 Mbit using single I²C bus - avoids additional MCU peripherals or bus switches. |
Applications
| Industrial Sensor Calibration Storage | Medical Device Configuration Backup |
|---|---|
Use Scenario: Storing factory-calibrated gain/offset coefficients and temperature compensation tables for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed during power-on initialization; retains values across cold starts and firmware updates. Use Value: Eliminates need for external calibration jigs during field servicing - coefficients persist through 200+ years and 1M write cycles. | Use Scenario: Holding patient-specific therapy parameters and safety-critical device settings in portable infusion pumps. IC Role / Device Role / Timing Role: Secure parameter vault; WP pin tied to system supervisor IC to disable writes during runtime unless explicit clinician authorization is granted. Use Value: Prevents unauthorized or accidental modification of dose limits or alarm thresholds - meets IEC 62304 traceability requirements. |
| Automotive Body Control Module (BCM) | Smart Energy Meter Firmware Flags |
Use Scenario: Recording seat/mirror position presets, door lock status history, and lighting configuration preferences in 12V automotive BCMs. IC Role / Device Role / Timing Role: Low-power EEPROM interfaced directly to 3.3V CAN microcontroller; operates down to 2.5V during cranking events. Use Value: Maintains user settings through battery disconnects and thermal cycling (-40°C to +85°C), with ESD >4 kV protecting against assembly-line static discharge. | Use Scenario: Storing tariff schedules, meter ID, firmware revision flags, and tamper-detection logs in ANSI C12.20-certified electricity meters. IC Role / Device Role / Timing Role: Tamper-resilient configuration store; WP pin controlled by secure crypto-authenticator to enforce write authentication. Use Value: Ensures regulatory compliance by guaranteeing parameter integrity - data retention exceeds 200 years, exceeding utility deployment lifetimes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA1026-I/SM | Wider VCC range (1.7V–5.5V); supports 100 kHz only below 2.5V; identical pinout and command set. | Better suited for battery-powered systems with brown-out conditions below 2.5V. | Select when operating below 2.5V is required - otherwise 24LC1026-I/SM offers tighter VCC min spec and same functionality above 2.5V. |
| AT24C1024-MAHM-T | Same density and I²C interface; 1.7V–5.5V VCC; 1 MHz max clock; different pinout (SOIJ vs SOIC); no WP pin - write protection via software lock bits. | Lacks hardware WP; requires firmware-level security implementation and careful lock-bit management. | Choose if higher-speed 1 MHz operation is needed and hardware write-protection is not mandatory for system safety. |
Compared with 24AA1026-I/SM and AT24C1024-MAHM-T, the 24LC1026-I/SM delivers optimal balance of industrial-grade reliability, hardware-enforced write security, and proven interoperability with legacy I²C masters - making it preferred for safety-critical or long-lifecycle deployments where deterministic protection and thermal stability are prioritized over ultra-low-voltage operation or maximum clock speed.
Availability
24LC1026-I/SM is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, and automotive body electronics requiring stable component supply, long-term lifecycle assurance, and guaranteed RoHS-compliant sourcing.
Supply support for 24LC1026-I/SM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing infrastructure.
The 24LC1026-I/SM belongs to Microchip's serial EEPROM product line, engineered specifically for robust, low-power nonvolatile data storage in harsh industrial and automotive environments where reliability, endurance, and ease of I²C integration are essential.
FAQ
What is the maximum I²C clock frequency supported by the 24LC1026-I/SM?
The 24LC1026-I/SM supports up to 400 kHz when VCC is 2.5V or higher. At VCC < 2.5V, the maximum clock frequency drops to 100 kHz. This behavior is explicitly defined in the Device Selection Table and confirmed in AC Characteristics Table 1-2 - ensuring timing compliance without external clock scaling logic.
Does the 24LC1026-I/SM require external pull-up resistors on SDA and SCL lines?
Yes, the 24LC1026-I/SM requires external pull-up resistors on both SDA and SCL because its I²C interface uses open-drain outputs. For 400 kHz operation, a 2 kΩ pull-up to VCC is recommended; for 100 kHz, 10 kΩ is typical. These values ensure proper rise time and bus noise margin per I²C specification.
How does the WP pin function on the 24LC1026-I/SM?
The WP (Write-Protect) pin on the 24LC1026-I/SM is active-high: when tied to VCC, all write operations (byte and page) are inhibited while read operations remain fully functional. The pin state is sampled at the Stop condition of each write command - toggling WP mid-cycle has no effect, ensuring deterministic protection during power transitions.
Can the 24LC1026-I/SM be used in automotive applications?
The 24LC1026-I/SM is rated for industrial temperature range (−40°C to +85°C). While it appears in some automotive body electronics, Microchip explicitly lists the 24LC1026-E/SM variant for automotive qualification (−40°C to +125°C). For under-hood or safety-critical automotive use, the E-temp version is required - the 24LC1026-I/SM is intended for cabin, infotainment, or chassis modules meeting industrial specs.
What happens if a page write crosses a 128-byte boundary on the 24LC1026-I/SM?
If a page write command attempts to cross a 128-byte physical page boundary, the address counter wraps within the current page - overwriting previously loaded data instead of advancing to the next page. This behavior is documented in Section 6.2 and Note under Page Write. Firmware must validate address alignment before initiating multi-byte writes to prevent unintended data corruption.
24LC1026-I/SM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIJ
24LC1026-I/SM FAQ
1.How can I place an order for 24LC1026-I/SM through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC1026-I/SM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC1026-I/SM reliable?
The price and inventory of 24LC1026-I/SM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC1026-I/SM is usually 5 days.
3.What payment methods are accepted for 24LC1026-I/SM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC1026-I/SM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC1026-I/SM?
24LC1026-I/SM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC1026-I/SM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC1026-I/SM?
For technical support, including 24LC1026-I/SM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC1026-I/SM requirements.
6.How does Aetrix verify that 24LC1026-I/SM is sourced from the original manufacturer or authorized distributors?
All 24LC1026-I/SM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC1026-I/SM meets industry standards.
7.What is the process for return or replacement of 24LC1026-I/SM?
All 24LC1026-I/SM units undergo pre-shipment inspection (PSI). If there is an issue with 24LC1026-I/SM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC1026-I/SM part is unused and in its original packaging.
Return procedure for 24LC1026-I/SM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC1026-I/SM Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

