Microchip Technology 24LC1026T-E/SN
- Part No.:
- 24LC1026T-E/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
24LC1026T-E/SN.pdf
- Description:
- IC EEPROM 1MBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,953
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC1026T-E/SN from Microchip Technology is a 128K × 8 (1024 Kbit) I²C-compatible serial EEPROM with 2.5V–5.5V supply range, 400 kHz max clock (100 kHz at VCC < 4.5V in automotive temp), and industrial/automotive temperature rating (–40°C to +125°C). It features 128-byte page write buffer, hardware write-protect (WP pin), Schmitt-trigger inputs, and >1 million erase/write cycles - deployed in automotive body control modules for calibration storage.
For engineers reviewing the 24LC1026T-E/SN datasheet, 24LC1026T-E/SN pinout, 24LC1026T-E/SN application, or 24LC1026T-E/SN equivalent, key selection criteria include automotive-grade endurance, WP-controlled write protection, I²C timing compliance at 125°C, and cascading support for up to four devices on one bus.
Technical Context
The 24LC1026T-E/SN implements a two-wire I²C slave interface with fixed 1010b control code and user-configurable A1/A2 address bits enabling up to four devices per bus. Its internal architecture includes dual 512 Kbit memory blocks selected via B0 bit, with automatic address pointer roll-over within each block (00000h–0FFFFh and 10000h–1FFFFh).
Write operations use self-timed erase/write cycles (typ. 3 ms page write), supported by acknowledge polling. The device samples WP at the Stop bit to enable/disable writes, and employs slope-controlled outputs and Schmitt-trigger inputs to suppress noise and eliminate ground bounce in noisy automotive environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128K × 8 (1024 Kbit), organized as two 512 Kbit blocks for segmented addressing |
| Supply voltage | 2.5V–5.5V - supports direct connection to 3.3V or 5V automotive microcontroller I/O rails |
| I²C clock rate | Up to 400 kHz (100 kHz when VCC < 4.5V at E-temp) - ensures timing margin across full –40°C to +125°C range |
| Write endurance | 1,000,000 cycles - specified per page, critical for frequent calibration updates in ECUs |
| Data retention | >200 years at +85°C - validated for lifetime data integrity in sealed automotive modules |
| Standby current | 5 µA max - enables ultra-low-power sleep mode in always-on vehicle networks |
| Page write buffer | 128 bytes - reduces bus transactions for firmware parameter batches and minimizes write latency |
Pinout & Package
24LC1026T-E/SN is housed in an 8-lead SOIC package (3.90 mm width), RoHS-compliant, with standard 1.27 mm pitch and gull-wing leads. Pin 1 is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NC | No-connect | Unused internal node; must remain unconnected to avoid parasitic coupling |
| A1 | Chip address input | Configures LSB of slave address (1010A2A1B0R/W); hardwired to VSS/VCC or driven by MCU GPIO |
| A2 | Chip address input | Configures MSB of slave address; enables up to four devices on same I²C bus without address conflict |
| VSS | Ground reference | Primary return path for all I/O and core logic; requires low-impedance PCB plane connection |
| SDA | Serial data bidirectional line | Open-drain I²C data line requiring external pull-up (2 kΩ typical for 400 kHz); supports multi-master arbitration |
| SCL | Serial clock input | Master-generated clock synchronizing all transfers; Schmitt-trigger input rejects <50 ns noise spikes |
| WP | Hardware write-protect | Active-high input sampled at Stop bit; ties to VCC to lock entire array (00000h–1FFFFh) against accidental writes |
| VCC | Power supply | 2.5V–5.5V tolerant rail; decoupling capacitor (100 nF ceramic) required within 5 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Automotive temperature grade | Qualified for –40°C to +125°C operation per AEC-Q100 stress test requirements |
| Dual-block memory architecture | Enables independent access to 512 Kbit segments using B0 bit - prevents cross-block read corruption |
| Page write with auto-increment | Writes up to 128 sequential bytes in one command; address pointer increments automatically within page boundary |
| ESD protection | >4000 V HBM - withstands handling and board-level transients in automotive assembly environments |
| Write-cycle acknowledge polling | Allows host MCU to detect completion without fixed delay; maximizes I²C bus utilization during firmware updates |
Applications
| Automotive Body Control Unit | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in vehicle door modules. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with WP-enabled field update protection and 125°C reliability. Use Value: Prevents unintended overwrites during CAN/LIN firmware updates via hardware WP pin tied to MCU-controlled signal. | Use Scenario: Retaining I/O mapping, PID tuning constants, and alarm thresholds across power cycles in DIN-rail mounted controllers. IC Role / Device Role / Timing Role: High-endurance EEPROM interfaced to ARM Cortex-M7 via I²C at 400 kHz with interrupt-driven polling. Use Value: 1M-cycle endurance ensures >10 years of daily configuration changes without wear-out failure. |
| Medical Infusion Pump Calibration | Smart Energy Meter Firmware Patching |
Use Scenario: Holding flow-rate calibration coefficients and safety-critical dose limits updated during service calibration. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage with write-protection enforced during normal pump operation. Use Value: WP pin tied to service-mode enable signal ensures calibration data remains immutable during patient use. | Use Scenario: Storing encrypted firmware patches and metering algorithm updates received over RF mesh network. IC Role / Device Role / Timing Role: Cascaded I²C EEPROM (up to 4× 24LC1026T-E/SN) providing 4 Mbit total patch storage space. Use Value: Dual-block addressing allows atomic patch swap between active/inactive banks without data corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C1024-SSHD-T | 1024 Kbit, 1.7V–5.5V, 1 MHz I²C, industrial temp only (–40°C to +85°C) | Lacks automotive temperature qualification and WP timing behavior identical to 24LC1026T-E/SN | Select if higher-speed 1 MHz operation is required and automotive temp is not needed. |
| BR24G1ME-3SPI | 1 Mbit SPI interface, 1.7V–5.5V, –40°C to +105°C, no hardware WP pin | Uses SPI instead of I²C; requires different MCU peripheral and driver stack; no dedicated WP pin | Select only if system already uses SPI peripherals and I²C bus loading is prohibitive. |
Compared with AT24C1024-SSHD-T and BR24G1ME-3SPI, the 24LC1026T-E/SN uniquely combines automotive temperature rating, hardware WP pin sampled at Stop condition, and dual-block addressing - making it the only choice for safety-critical automotive EEPROM applications requiring guaranteed write inhibition and segmented memory access.
Availability
24LC1026T-E/SN is available at Aetrix Electronics and suitable for automotive electronics, industrial programmable logic controllers, and medical device calibration storage requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 24LC1026T-E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and nonvolatile memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC1026T-E/SN belongs to Microchip's 24XX1026 family of automotive-qualified serial EEPROMs, engineered specifically for robust data retention and write integrity in harsh-temperature embedded systems such as engine control units and ADAS sensors.
FAQ
What is the maximum I²C clock frequency supported by the 24LC1026T-E/SN at +125°C?
The 24LC1026T-E/SN supports up to 400 kHz I²C clock frequency at VCC ≥ 4.5V and +125°C ambient. When VCC drops below 4.5V under automotive E-temp conditions, the maximum clock rate reduces to 100 kHz to maintain timing margin - verified per DS20002270E AC characteristics Table 1-2.
How does the WP pin function on the 24LC1026T-E/SN during a write operation?
The WP pin on the 24LC1026T-E/SN is sampled at the Stop bit of each write command. If WP is high (tied to VCC), the device acknowledges the command but performs no write - preserving memory contents. This behavior is deterministic and applies to both byte and page writes, as defined in Section 6.3 of the 24LC1026T-E/SN datasheet.
Can the 24LC1026T-E/SN be used in a cascaded I²C configuration with other 24XX1026 variants?
Yes - the 24LC1026T-E/SN supports cascading with up to three additional 24AA1026, 24LC1026, or 24FC1026 devices on the same I²C bus using unique A1/A2 combinations. All share the 1010b control code, and block select (B0) enables full 4 Mbit address space expansion, as detailed in Section 5.1 of DS20002270E.
What is the page write buffer size and how does it affect sequential writes on the 24LC1026T-E/SN?
The 24LC1026T-E/SN has a 128-byte page write buffer. Writes crossing physical page boundaries (every 128-byte aligned address) wrap within the current page instead of advancing - requiring firmware to align page writes to 00h, 80h, 100h, etc. This constraint is documented in Section 6.2 and Figure 6-2 of the 24LC1026T-E/SN datasheet.
Is the 24LC1026T-E/SN qualified to AEC-Q100 for automotive use?
The 24LC1026T-E/SN carries the "E" temperature grade (–40°C to +125°C) and is designed and tested to meet AEC-Q100 requirements for automotive EEPROMs. While Microchip does not publish standalone AEC-Q100 certificates for this part, its qualification status is confirmed through device-level stress testing and automotive application validation referenced in DS20002270E.
24LC1026T-E/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
24LC1026T-E/SN FAQ
1.How can I place an order for 24LC1026T-E/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC1026T-E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC1026T-E/SN reliable?
The price and inventory of 24LC1026T-E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC1026T-E/SN is usually 5 days.
3.What payment methods are accepted for 24LC1026T-E/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC1026T-E/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC1026T-E/SN?
24LC1026T-E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC1026T-E/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC1026T-E/SN?
For technical support, including 24LC1026T-E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC1026T-E/SN requirements.
6.How does Aetrix verify that 24LC1026T-E/SN is sourced from the original manufacturer or authorized distributors?
All 24LC1026T-E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC1026T-E/SN meets industry standards.
7.What is the process for return or replacement of 24LC1026T-E/SN?
All 24LC1026T-E/SN units undergo pre-shipment inspection (PSI). If there is an issue with 24LC1026T-E/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC1026T-E/SN part is unused and in its original packaging.
Return procedure for 24LC1026T-E/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC1026T-E/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
