My Inquiry
My Account
Microchip Technology 24LC128-E/MF
- Part No.:
- 24LC128-E/MF
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
24LC128-E/MF.pdf
- Description:
- IC EEPROM 128KBIT I2C 8DFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,796
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC128-E/MF from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM designed for nonvolatile data storage in low-power embedded systems. It operates from 2.5V to 5.5V, supports up to 400 kHz clock frequency, features hardware write-protection via the WP pin, and delivers 1 million erase/write cycles with >200 years of data retention. It is used in industrial sensor calibration, power meter configuration, and automotive ECU parameter storage.
For engineers reviewing the 24LC128-E/MF datasheet, 24LC128-E/MF pinout, 24LC128-E/MF application, or 24LC128-E/MF equivalent, this page provides verified electrical specs, package mapping to 8-lead TDFN, validated I²C timing behavior at extended temperature, and confirmed alternatives for drop-in replacement or voltage-range adaptation.
Technical Context
The 24LC128-E/MF implements a two-wire I²C interface with Schmitt-trigger inputs on SDA and SCL for noise immunity, slope-controlled outputs to suppress ground bounce, and a 64-byte page write buffer enabling efficient bulk writes. Its internal address counter supports sequential reads across the full 128Kbit memory space (0x0000–0x3FFF), with automatic rollover at boundary.
It uses cascaded slave addressing via A0–A2 pins (hardwired or MCU-driven), allowing up to eight devices on one bus (two for MSOP). Write protection is implemented as a level-sensitive hardware input (WP tied to VCC disables all writes), sampled at the Stop bit of each command - no software lock required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8 bits); supports full-address random access and contiguous sequential reads up to 0x3FFF. |
| VCC range | 2.5V to 5.5V; not functional below 2.5V - excludes 1.7V operation supported by 24AA128/24FC128 variants. |
| Max I²C clock | 400 kHz at VCC ≥ 2.5V; incompatible with 1 MHz mode - distinguishes it from 24FC128. |
| Write endurance | 1,000,000 erase/write cycles per page; wear leveling must be implemented externally. |
| Data retention | Greater than 200 years at +85°C; validated under extended temperature stress conditions. |
| Operating temp | −40°C to +125°C (Extended grade); qualified to AEC-Q100 Grade 1 for automotive use. |
| Page write time | Maximum 5 ms self-timed write cycle; no external delay needed after Stop condition. |
Pinout & Package
24LC128-E/MF is packaged in an 8-lead TDFN (Thin Dual Flat No-lead) with exposed pad, measuring 2 mm × 3 mm × 0.75 mm. Pin 1 is marked by a dot; the exposed thermal pad may be connected to VSS or left floating per Microchip design guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip select input | LSB of 3-bit slave address; hardwired to VSS or VCC to configure device address (0–7) on shared I²C bus. |
| A1 | Chip select input | Middle bit of slave address; determines unique I²C address when multiple 24LC128-E/MF devices share bus. |
| A2 | Chip select input | MSB of slave address; enables up to eight independent devices on same I²C segment without address conflict. |
| VSS | Ground reference | Return path for all internal logic and I/O; must be low-impedance connection to system ground plane. |
| SDA | Serial data I/O | Open-drain bidirectional line; requires external pull-up resistor (2 kΩ typical for 400 kHz operation). |
| SCL | Serial clock input | Master-generated clock signal; rising edge samples data, falling edge allows data change per I²C spec. |
| WP | Hardware write-protect | Level-sensitive enable: tied to VCC blocks all write operations (byte/page), but permits unlimited reads. |
| VCC | Power supply | Primary supply rail; must remain stable within 2.5V–5.5V during all read/write cycles and ACK polling. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Input hysteresis ≥ 0.05×VCC on SDA/SCL eliminates false triggering from EMI or slow-rising signals in noisy industrial environments. |
| Output slope control | Controlled rise/fall times prevent ground bounce and reduce EMI emissions during I²C transitions - critical for mixed-signal PCBs. |
| Page write buffer | 64-byte internal latch enables single Stop-condition commit of up to 64 bytes; reduces bus arbitration overhead vs. byte-by-byte writes. |
| ACK polling support | Slave ignores address phase during active write cycle; master can poll completion without fixed timeout - improves real-time system responsiveness. |
| AEC-Q100 qualification | Qualified to Grade 1 (−40°C to +125°C) for automotive applications including body control modules and ADAS sensor calibration storage. |
Applications
| Industrial Sensor Calibration | Smart Energy Metering |
|---|---|
|
Use Scenario: Storing factory-trimmed offset/gain coefficients and temperature compensation tables for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed at power-up; retains values across brownouts and firmware updates. Use Value: Eliminates need for external calibration jigs during field servicing; enables zero-touch recalibration using stored reference curves. |
Use Scenario: Holding tariff schedules, billing registers, and tamper-event logs in DIN-rail-mounted electricity meters operating continuously for 15+ years. IC Role / Device Role / Timing Role: High-reliability data logger with guaranteed 200-year retention; withstands repeated write cycles during real-time energy accumulation. Use Value: Meets IEC 62056-21 compliance for secure, long-term meter data integrity without battery backup. |
| Automotive ECU Parameter Storage | Medical Device Configuration |
|
Use Scenario: Saving adaptive learning parameters (e.g., idle air control, fuel trim) in engine control units subject to thermal cycling and vibration. IC Role / Device Role / Timing Role: AEC-Q100 Grade 1 EEPROM interfaced directly to MCU I²C peripheral; survives 125°C ambient under hood. Use Value: Enables closed-loop engine optimization without requiring reprogramming after battery disconnect or ECU reset. |
Use Scenario: Storing FDA-mandated device-specific calibration constants and user preferences in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, traceable configuration vault; WP pin prevents accidental overwrites during firmware updates or service mode. Use Value: Supports ISO 13485 audit requirements for immutable device configuration history and revision-controlled parameter sets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA128-I/MF | Wider VCC range (1.7V–5.5V); supports 100 kHz at <2.5V; lower max clock (400 kHz); same pinout and timing. | Preferred for battery-powered devices operating down to 1.8V (e.g., handheld medical tools, IoT sensors). | Select when system supply may dip below 2.5V; verify I²C pull-up resistor value matches reduced VCC. |
| 24FC128-I/MF | Supports 1 MHz I²C mode above 2.5V; identical VCC range and packaging; faster TAA (400 ns vs. 900 ns). | Used where high-throughput firmware update logging or rapid parameter loading is required (e.g., industrial HMI boot loaders). | Choose only if host controller supports 1 MHz I²C and layout accommodates tighter signal integrity margins. |
Compared with 24LC128-E/MF, the 24AA128-I/MF extends low-voltage operation but sacrifices 125°C capability, while the 24FC128-I/MF adds speed at the cost of stricter layout requirements - neither is pin-compatible for extended-temperature automotive use without validation.
Availability
24LC128-E/MF is available at Aetrix Electronics and suitable for industrial sensor calibration, smart energy metering, and automotive ECU parameter storage requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 24LC128-E/MF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory products, with global manufacturing and quality certifications including ISO 9001 and IATF 16949.
The 24LC128-E/MF belongs to Microchip's 24XX128 family of I²C EEPROMs, engineered for robust nonvolatile storage in harsh environments - particularly targeting automotive, industrial, and energy infrastructure applications demanding AEC-Q100 qualification and extended temperature operation.
FAQ
What is the maximum I²C clock frequency supported by the 24LC128-E/MF?
The 24LC128-E/MF supports a maximum I²C clock frequency of 400 kHz when VCC is between 2.5V and 5.5V. It does not support 1 MHz operation - that capability is exclusive to the 24FC128 variant. This limit ensures reliable timing margin under extended temperature conditions (−40°C to +125°C) and aligns with standard I²C Fast-mode specifications.
Does the 24LC128-E/MF support operation below 2.5V?
No, the 24LC128-E/MF requires a minimum VCC of 2.5V and is not specified for operation below that threshold. Unlike the 24AA128 variant (1.7V–5.5V), the 24LC128-E/MF's internal charge pump and logic thresholds are optimized for 2.5V+ systems - attempting sub-2.5V operation risks data corruption or communication failure.
How many devices can be connected on the same I²C bus using the 24LC128-E/MF?
Up to eight 24LC128-E/MF devices can be connected on a single I²C bus using the A0, A1, and A2 address pins to configure unique 3-bit slave addresses (000–111). Each device must have a distinct combination tied to VSS or VCC; floating address pins are not permitted and will cause bus contention or unpredictable addressing.
What is the function of the WP pin on the 24LC128-E/MF?
The WP (Write-Protect) pin on the 24LC128-E/MF is a hardware-level enable that disables all write operations (byte and page) when pulled high to VCC. Reads remain fully functional. The pin is sampled at the Stop bit of each command, so toggling WP mid-cycle has no effect - ensuring deterministic protection against accidental writes during power transitions or firmware faults.
Is the 24LC128-E/MF qualified for automotive applications?
Yes, the 24LC128-E/MF carries the "E" temperature grade (−40°C to +125°C) and is explicitly AEC-Q100 qualified for automotive use. Its qualification covers stress testing for thermal cycling, humidity, and electrical robustness - making it suitable for engine control units, body electronics, and ADAS sensor modules where reliability under hood conditions is mandatory.
24LC128-E/MF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN-S (6x5)
24LC128-E/MF FAQ
1.How can I place an order for 24LC128-E/MF through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC128-E/MF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC128-E/MF reliable?
The price and inventory of 24LC128-E/MF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC128-E/MF is usually 5 days.
3.What payment methods are accepted for 24LC128-E/MF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC128-E/MF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC128-E/MF?
24LC128-E/MF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC128-E/MF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC128-E/MF?
For technical support, including 24LC128-E/MF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC128-E/MF requirements.
6.How does Aetrix verify that 24LC128-E/MF is sourced from the original manufacturer or authorized distributors?
All 24LC128-E/MF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC128-E/MF meets industry standards.
7.What is the process for return or replacement of 24LC128-E/MF?
All 24LC128-E/MF units undergo pre-shipment inspection (PSI). If there is an issue with 24LC128-E/MF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC128-E/MF part is unused and in its original packaging.
Return procedure for 24LC128-E/MF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC128-E/MF Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
