Microchip Technology 24LC128-E/P
- Part No.:
- 24LC128-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
24LC128-E/P.pdf
- Description:
- IC EEPROM 128KBIT I2C 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:532
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC128-E/P from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM designed for nonvolatile data storage in low-power embedded systems. It operates from 2.5V to 5.5V, supports up to 400 kHz I²C clock frequency, features hardware write-protection via the WP pin, and delivers 1 million erase/write cycles with >200 years of data retention. It is used in industrial sensor calibration, power meter configuration, and firmware parameter storage.
For engineers reviewing the 24LC128-E/P datasheet, 24LC128-E/P pinout, 24LC128-E/P application, or 24LC128-E/P equivalent, this page provides verified electrical specs, package mapping, I²C timing constraints, endurance metrics, and validated alternative parts for design-in and supply continuity planning.
Technical Context
The 24LC128-E/P implements a two-wire I²C interface with Schmitt-trigger inputs on SDA and SCL for noise immunity, slope-controlled outputs to suppress ground bounce, and internal address pointer logic enabling current-address, random, and sequential reads across its full 128 Kbit memory space. Its 64-byte page buffer supports efficient burst writes without host-side buffering.
It uses CMOS EEPROM technology with on-chip charge pump for byte/page erase/write operations, self-timed internal write cycles (≤5 ms), and hardware-based write protection that disables all writes when WP = VCC. The device supports cascading up to eight units on one bus using A0–A2 address pins - though only two are usable in MSOP packages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8 bits); enables storage of firmware flags, calibration coefficients, or device ID tables in compact systems. |
| VCC range | 2.5V to 5.5V; compatible with standard 3.3V and 5V logic rails, excluding sub-2.5V operation unlike 24AA128. |
| I²C clock max | 400 kHz at VCC ≥ 2.5V; supports medium-speed communication without requiring high-frequency PCB layout controls. |
| Page write buffer | 64 bytes; allows single-stop burst writes up to full page, reducing I²C transaction overhead vs. byte-by-byte writes. |
| Write endurance | 1,000,000 cycles per page; ensures long-term reliability in logging or configuration update applications with frequent writes. |
| Data retention | 200+ years at +25°C; guarantees persistent storage integrity over product lifetime without refresh mechanisms. |
| Temp grade | Extended (E): –40°C to +125°C; qualified for under-hood automotive, industrial motor drives, and outdoor metering environments. |
| Standby current | 5 µA max at +125°C; minimizes quiescent power draw in battery-backed or energy-harvested systems. |
Pinout & Package
24LC128-E/P is packaged in an 8-Lead PDIP (Plastic Dual In-line Package), with 0.300-inch body width and through-hole mounting. Pin 1 is marked by a notch or dot; leads are tin-plated and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip address input | Configures LSB of slave address (1010A2A1A0); tied to VSS/VCC to select one of eight possible I²C addresses on shared bus. |
| A1 | Chip address input | Configures middle bit of slave address; required for multi-device addressing; must be hardwired for deterministic operation. |
| A2 | Chip address input | Configures MSB of slave address; enables up to eight devices on same I²C bus; unused in MSOP but active in PDIP. |
| VSS | Ground reference | Primary return path for all internal circuitry and I/O; must be low-impedance connection to system GND plane. |
| SDA | Serial data I/O | Open-drain bidirectional line; requires external pull-up resistor (2–10 kΩ depending on speed); carries address/data/ACK. |
| SCL | Serial clock input | Master-generated clock signal; synchronizes all I²C transfers; Schmitt-trigger input rejects noise on rising/falling edges. |
| WP | Hardware write-protect | Active-high enable: tied to VCC blocks all write operations (byte/page); tied to VSS enables full read/write access. |
| VCC | Power supply | Single 2.5–5.5V supply; powers EEPROM array, control logic, and I/O buffers; decoupling capacitor (0.1 µF) required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| 64-byte page write buffer | Reduces I²C transaction count by up to 64× vs. byte writes, lowering bus occupancy and host CPU load during bulk updates. |
| Schmitt-trigger inputs (SDA/SCL) | Provides ≥50 mV hysteresis (VHYS = 0.05×VCC), rejecting fast transients and enabling robust operation in electrically noisy industrial settings. |
| Self-timed write cycle (≤5 ms) | Eliminates need for host to manage write timing; ACK polling allows precise detection of completion without fixed delays. |
| Hardware write-protect (WP pin) | Prevents accidental or malicious overwrites during power-up/down or firmware glitches; no software dependency required. |
| Cascadable up to eight devices | Enables scalable memory expansion to 1 Mbit on one I²C bus using A0–A2 address bits - critical for modular system architectures. |
| ESD protection >4 kV | Meets IEC 61000-4-2 Level 2 requirements, allowing direct handling and board-level integration without additional protection circuitry. |
Applications
| Industrial Sensor Calibration | Smart Energy Metering |
|---|---|
|
Use Scenario: Storing factory-trimmed offset/gain coefficients and temperature compensation tables for analog sensor front-ends. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed at power-on reset; retains values across brownouts and firmware updates. Use Value: Enables field-replaceable sensors without recalibration; eliminates manual trim potentiometers and reduces BOM cost. |
Use Scenario: Recording tariff schedules, demand response logs, and tamper-event timestamps in residential/commercial electricity meters. IC Role / Device Role / Timing Role: High-reliability data logger with guaranteed 1M write cycles and 200-year retention under thermal stress. Use Value: Meets ANSI C12.20 and IEC 62056 standards for metrology data integrity; avoids SRAM + battery backup complexity. |
| Automotive Body Control Module | Medical Device Configuration |
|
Use Scenario: Saving user preferences (mirror position, seat memory), fault codes, and adaptive learning parameters in BCMs. IC Role / Device Role / Timing Role: Extended-temp EEPROM interfaced via I²C to MCU; withstands under-dash thermal cycling (–40°C to +125°C). Use Value: AEC-Q100 qualified; eliminates need for external temperature compensation or derating in harsh automotive environments. |
Use Scenario: Storing FDA-mandated device serial numbers, calibration history, and usage counters in portable diagnostic equipment. IC Role / Device Role / Timing Role: Secure, traceable nonvolatile memory with write-protection to prevent unauthorized parameter modification. Use Value: Supports ISO 13485 compliance; hardware WP ensures audit trail integrity even if host MCU is compromised. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA128-I/P | Wider VCC range (1.7–5.5V); lower 100 kHz max clock below 2.5V; Industrial temp only (–40°C to +85°C). | Suitable for battery-powered or mixed-voltage systems where 2.5V minimum cannot be guaranteed. | Select 24AA128-I/P only if sub-2.5V operation is required; not drop-in for 24LC128-E/P due to voltage and temp mismatch. |
| AT24C128N-10PU-2.7 | Same 128 Kbit density and PDIP-8 package; 2.7–5.5V VCC; 400 kHz I²C; 1M endurance; but no AEC-Q100 qualification. | Valid for commercial/industrial use where extended temperature and automotive qualification are not mandatory. | Use AT24C128N-10PU-2.7 when cost sensitivity outweighs AEC-Q100 requirement; verify WP pin behavior and ACK polling timing. |
Compared with 24LC128-E/P, 24AA128-I/P enables lower-voltage operation but sacrifices extended temperature capability, while AT24C128N-10PU-2.7 offers identical form-factor and speed at lower cost but lacks automotive qualification and may differ in write-cycle consistency under thermal stress.
Availability
24LC128-E/P is available at Aetrix Electronics and suitable for industrial sensor calibration, smart energy metering, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 24LC128-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with global manufacturing and quality certifications including ISO 9001 and IATF 16949.
The 24LC128-E/P belongs to Microchip's 24XX128 family of I²C serial EEPROMs, engineered for robust, low-power nonvolatile storage in automotive, industrial, and medical applications demanding extended temperature operation and high endurance.
FAQ
What is the maximum I²C clock frequency supported by the 24LC128-E/P?
The 24LC128-E/P supports up to 400 kHz I²C clock frequency when VCC is 2.5V or higher. It does not support 1 MHz operation - that capability is exclusive to the 24FC128 variant. At VCC < 2.5V, the 24LC128-E/P is not rated for operation, distinguishing it from the 24AA128 which supports 100 kHz down to 1.7V.
Does the 24LC128-E/P support write protection, and how is it implemented?
Yes, the 24LC128-E/P implements hardware write protection via the WP (Write-Protect) pin. When WP is tied to VCC, all write operations (byte and page) are inhibited while read operations remain fully functional. The WP state is sampled at the Stop bit of each write command, making protection effective without software intervention.
What is the endurance rating of the 24LC128-E/P, and how is it measured?
The 24LC128-E/P is rated for 1,000,000 erase/write cycles per memory page at 25°C and 5.5V, as specified in Table 1-2, Parameter 18. Endurance is defined per physical page (64 bytes), not per individual byte, because page writes refresh the entire page during programming - a key consideration for wear-leveling-aware firmware.
Can multiple 24LC128-E/P devices share the same I²C bus, and how many?
Yes, up to eight 24LC128-E/P devices can share one I²C bus using the A0, A1, and A2 address pins to configure unique 3-bit chip addresses. Each pin must be hardwired to VSS or VCC; floating connections are undefined. This enables scalable memory expansion to 1 Mbit total capacity without additional bus controllers.
What package type is used for the 24LC128-E/P, and what are its key mechanical features?
The 24LC128-E/P uses an 8-Lead PDIP (Plastic Dual In-line Package) with 0.300-inch body width and 0.100-inch lead pitch. It features through-hole mounting, matte tin (Sn) lead finish, RoHS compliance, and JEDEC-standard pinout. The package marking includes "24LC128" followed by temperature grade "E", year/week code, and traceability characters.
24LC128-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
24LC128-E/P FAQ
1.How can I place an order for 24LC128-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC128-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC128-E/P reliable?
The price and inventory of 24LC128-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC128-E/P is usually 5 days.
3.What payment methods are accepted for 24LC128-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC128-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC128-E/P?
24LC128-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC128-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC128-E/P?
For technical support, including 24LC128-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC128-E/P requirements.
6.How does Aetrix verify that 24LC128-E/P is sourced from the original manufacturer or authorized distributors?
All 24LC128-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC128-E/P meets industry standards.
7.What is the process for return or replacement of 24LC128-E/P?
All 24LC128-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 24LC128-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC128-E/P part is unused and in its original packaging.
Return procedure for 24LC128-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC128-E/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

