My Inquiry
My Account
Microchip Technology 24LC128-E/ST
- Part No.:
- 24LC128-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
24LC128-E/ST.pdf
- Description:
- IC EEPROM 128KBIT I2C 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:145
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC128-E/ST from Microchip Technology is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM with 2.5V–5.5V supply range, 400 kHz maximum clock frequency, and industrial-extended temperature operation (–40°C to +125°C). It features hardware write-protection via the WP pin, 64-byte page write buffer, and Schmitt-trigger inputs for noise immunity. It is used in automotive body control modules for storing calibration data and configuration parameters.
For engineers reviewing the 24LC128-E/ST datasheet, 24LC128-E/ST pinout, 24LC128-E/ST application, or 24LC128-E/ST equivalent, key selection criteria include VCC min/max compatibility, WP pin behavior under extended temperature, I²C timing compliance at 400 kHz, and page boundary handling during firmware update sequences.
Technical Context
The 24LC128-E/ST implements a two-wire I²C slave interface with fixed 7-bit address prefix '1010' and user-configurable A2/A1/A0 bits enabling up to eight devices on one bus. Its internal architecture includes a 64-byte page latch, self-timed erase/write cycle, and address pointer that auto-increments during sequential reads.
It supports byte and page write modes, current-address/random/sequential read modes, and acknowledge polling to detect write completion. The device samples the WP pin at the Stop bit of each write command - tying WP to VCC disables all writes while preserving read functionality across its full –40°C to +125°C operating range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8), organized as 2048 pages of 64 bytes each |
| VCC range | 2.5V to 5.5V - defines minimum system rail voltage for reliable operation in extended-temp environments |
| Max clock frequency | 400 kHz - sets maximum I²C bus speed compatible with timing margins at VCC ≥ 2.5V |
| Write cycle time | 5 ms max - determines worst-case latency before next command can be issued after Stop condition |
| Endurance | 1,000,000 write cycles per page - specifies guaranteed rewrite count before wear-out in firmware storage applications |
| Data retention | 200 years at +25°C - ensures long-term integrity of stored calibration or security keys without refresh |
| ESD protection | > 4,000 V HBM - enables robustness against handling and board-level electrostatic discharge events |
Pinout & Package
24LC128-E/ST is packaged in an 8-lead SOIC (SN) with 3.90 mm body width and standard JEDEC MS-012AC footprint. Pin 1 is A0 (chip address), pin 4 is VSS (ground), pin 5 is SDA (open-drain bidirectional data), pin 7 is WP (active-high write-protect), and pin 8 is VCC (power).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip address input | Configures LSB of 3-bit slave address; must be hardwired to VSS or VCC for stable multi-device bus addressing |
| A1 | Chip address input | Configures middle bit of slave address; tied to VSS/VCC to select one of eight possible I²C addresses (1010xxx) |
| A2 | Chip address input | Configures MSB of slave address; enables cascading up to eight 24LC128-E/ST devices on same I²C bus |
| VSS | Ground reference | Return path for all internal logic and I/O; requires low-impedance connection to system ground plane |
| SDA | Serial data I/O | Open-drain bidirectional line requiring external pull-up resistor (2 kΩ typical for 400 kHz operation) |
| SCL | Serial clock input | Master-generated clock synchronizing all data transfers; rise/fall times constrained by AC specs |
| WP | Write-protect control | Active-high enable: tied to VCC blocks all write operations but allows unlimited reads; sampled only at Stop bit |
| VCC | Power supply | 2.5V–5.5V input powering EEPROM array, logic, and I/O buffers; bypass capacitor required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs on SDA/SCL | Provides 0.05×VCC hysteresis to reject noise spikes up to 50 ns, eliminating need for external filtering in noisy automotive environments |
| 64-byte page write buffer | Enables burst programming of up to 64 bytes per write cycle, reducing total I²C transaction overhead by ~94% vs. byte-write mode |
| Hardware write-protection (WP) | Prevents accidental overwrites during power transitions or firmware glitches - no software dependency required |
| Self-timed erase/write cycle | Removes need for external timing control or status polling beyond ACK polling; simplifies host firmware implementation |
| 1 µA max standby current (I-temp) | Supports ultra-low-power battery-backed systems where EEPROM must remain powered continuously for decades |
Applications
| Automotive Body Control Unit | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing seat position memory, mirror presets, and lighting profiles in vehicle door modules. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed write integrity during ignition cycling and load dump events. Use Value: WP pin prevents corruption during brown-out conditions; 200-year data retention ensures lifetime calibration persistence without backup power. | Use Scenario: Holding fieldbus node ID, I/O mapping, and scaling coefficients in modular automation controllers. IC Role / Device Role / Timing Role: Configuration register backup with deterministic 5 ms write latency for predictable firmware update sequencing. Use Value: 400 kHz I²C interface enables fast reconfiguration during commissioning; 1 M write cycle endurance supports daily parameter tuning over 27 years. |
| Medical Infusion Pump Calibration | Smart Energy Meter Firmware Patch Storage |
Use Scenario: Retaining flow rate calibration constants and safety thresholds across power cycles and firmware upgrades. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage of critical operational parameters with hardware-level write lock. Use Value: WP pin tied to system security controller ensures calibration data cannot be altered without physical access or authorized key sequence. | Use Scenario: Storing signed firmware patches and cryptographic keys for secure over-the-air updates in utility meters. IC Role / Device Role / Timing Role: Trusted nonvolatile storage for code integrity verification metadata and rollback-safe patch staging. Use Value: 128 Kbit capacity accommodates multiple patch versions; 4 kV ESD rating withstands handling during field replacement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA128-I/ST | Wider VCC range (1.7V–5.5V); lower 100 kHz max clock below 2.5V; rated only to +85°C | Not qualified for extended temperature; unsuitable for under-hood automotive use | Select only if system operates down to 1.7V and does not require >85°C operation |
| AT24C128N-10SU-2.7 | Same 128 Kbit density and SOIC-8 package; 1 MHz max clock; 1.8V–5.5V VCC; no WP pin | Lacks hardware write-protection; requires software-based locking or external logic for secure writes | Choose when higher-speed I²C (1 MHz) is needed and WP functionality is implemented elsewhere |
Compared with 24LC128-E/ST, the 24AA128-I/ST offers broader voltage flexibility but sacrifices extended temperature capability and automotive qualification, while the AT24C128N lacks integrated write protection - making 24LC128-E/ST the only option meeting AEC-Q100 Grade 1 requirements with hardware-enforced write lock.
Availability
24LC128-E/ST is available at Aetrix Electronics and suitable for automotive body electronics, industrial programmable logic controllers, medical infusion pumps, and smart energy metering systems requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 24LC128-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC128-E/ST belongs to Microchip's 24XX128 family of I²C EEPROMs, designed specifically for high-reliability, low-power, and extended-temperature applications in automotive, industrial, and medical systems.
FAQ
What is the operating temperature range of the 24LC128-E/ST?
The 24LC128-E/ST is rated for –40°C to +125°C (Extended temperature grade), validated per AEC-Q100 stress testing requirements. This makes it suitable for under-hood automotive applications and industrial environments where ambient temperatures exceed +85°C. The 'E' suffix explicitly denotes this extended range, distinguishing it from the industrial-grade 'I' variant.
Does the 24LC128-E/ST support 1 MHz I²C communication?
No, the 24LC128-E/ST supports up to 400 kHz I²C clock frequency at VCC ≥ 2.5V. Unlike the 24FC128 variant, it does not support 1 MHz operation. Attempting 1 MHz signaling will violate AC timing specifications including THIGH, TLOW, and TR, resulting in unreliable communication or bus lockup.
How does the WP pin function on the 24LC128-E/ST?
The WP pin on the 24LC128-E/ST is sampled only at the Stop bit of each write command. When tied to VCC, it disables all write operations (byte/page) while permitting unlimited reads. When tied to VSS, writes are enabled. WP has no effect on read operations or address pointer behavior - it is a hardware-level, non-volatile write gate.
Can the 24LC128-E/ST be used in a 1.8V system?
No, the 24LC128-E/ST requires a minimum VCC of 2.5V. Systems operating at 1.8V must use the 24AA128 or 24FC128 variants instead. Using 24LC128-E/ST below 2.5V violates absolute maximum ratings and results in undefined behavior, including failed writes, corrupted reads, or I²C protocol violations.
What is the page size and maximum page write length for the 24LC128-E/ST?
The 24LC128-E/ST has a fixed 64-byte page size. A single page write operation can transfer up to 64 bytes, provided all addresses fall within the same physical page boundary (i.e., addresses 0x0000–0x003F, 0x0040–0x007F, etc.). Writing across a page boundary causes wraparound - data intended for the next page overwrites the start of the current page.
24LC128-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
24LC128-E/ST FAQ
1.How can I place an order for 24LC128-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC128-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC128-E/ST reliable?
The price and inventory of 24LC128-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC128-E/ST is usually 5 days.
3.What payment methods are accepted for 24LC128-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC128-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC128-E/ST?
24LC128-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC128-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC128-E/ST?
For technical support, including 24LC128-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC128-E/ST requirements.
6.How does Aetrix verify that 24LC128-E/ST is sourced from the original manufacturer or authorized distributors?
All 24LC128-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC128-E/ST meets industry standards.
7.What is the process for return or replacement of 24LC128-E/ST?
All 24LC128-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 24LC128-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC128-E/ST part is unused and in its original packaging.
Return procedure for 24LC128-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC128-E/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
