My Inquiry
My Account
Microchip Technology 24LC128-I/PG
- Part No.:
- 24LC128-I/PG
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
24LC128-I/PG.pdf
- Description:
- IC EEPROM 128KBIT I2C 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,279
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC128-I/PG from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM designed for nonvolatile data storage in low-power embedded systems. It operates from 2.5V to 5.5V, supports up to 400 kHz clock frequency, features hardware write-protection via the WP pin, and delivers 1 million erase/write cycles with >200 years data retention. It is used in industrial sensor calibration, power meter configuration, and firmware parameter storage.
For engineers reviewing the 24LC128-I/PG datasheet, 24LC128-I/PG pinout, 24LC128-I/PG application, or 24LC128-I/PG equivalent, this page provides verified electrical specs, package mapping to 8-lead PDIP, validated I²C timing compliance, and real-world use cases requiring byte/page write, noise-immune bus operation, and extended temperature reliability.
Technical Context
The 24LC128-I/PG implements a two-wire I²C interface with Schmitt-trigger inputs on SDA/SCL for robust noise suppression and slope-controlled outputs to minimize ground bounce. Its internal architecture includes a 64-byte page write buffer, self-timed erase/write cycle, and address pointer logic enabling sequential, random, and current-address read modes across the full 128Kbit memory space.
It uses cascaded slave addressing with A0–A2 inputs to support up to eight devices on one bus (two for MSOP), and integrates hardware write-protection that disables writes when WP = VCC while preserving read functionality. The device meets Industrial temperature range (–40°C to +85°C) and RoHS compliance requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8 bits); enables storage of firmware flags, calibration coefficients, or device ID tables in space-constrained designs. |
| Supply voltage | 2.5V to 5.5V; compatible with standard 3.3V and 5V microcontroller I/O domains without level-shifting. |
| I²C clock max | 400 kHz at VCC ≥ 2.5V; supports high-throughput configuration updates in real-time control loops. |
| Page write buffer | 64 bytes; reduces write transaction count by 64× vs. byte-write mode, lowering bus occupancy and system latency. |
| Write endurance | 1,000,000 cycles per page; ensures reliable logging in applications with frequent parameter updates (e.g., energy meter tariff changes). |
| Data retention | >200 years at +85°C; guarantees long-term integrity of stored calibration data without refresh. |
| Standby current | 1 µA maximum (I-temp); minimizes quiescent power draw in battery-backed or always-on monitoring nodes. |
Pinout & Package
24LC128-I/PG is packaged in an 8-lead PDIP (Plastic Dual In-line Package) with 0.300-inch body width, lead pitch of 0.100 inch, and through-hole mounting. Pin 1 is marked with a notch or dot; orientation follows standard DIP numbering (counterclockwise from top-left corner).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip address input | Configures LSB of 7-bit slave address; tied to VSS or VCC to select one of eight possible bus addresses (0x50–0x57). |
| A1 | Chip address input | Configures middle bit of slave address; enables multi-device I²C topology without software address remapping. |
| A2 | Chip address input | Configures MSB of slave address; allows up to eight 24LC128-I/PG devices on same bus for expanded storage capacity. |
| VSS | Ground reference | Return path for all internal circuitry; must be connected to system GND with low-impedance trace to ensure noise immunity. |
| VCC | Power supply | Primary supply rail (2.5–5.5V); decoupling capacitor (0.1 µF ceramic) required within 10 mm of pin for stable I²C operation. |
| WP | Hardware write-protect | When pulled high to VCC, blocks all write commands (byte/page) while permitting unlimited reads; prevents accidental overwrites during field operation. |
| SCL | Serial clock input | Master-generated clock signal; open-drain requires external pull-up resistor (2 kΩ typical for 400 kHz). |
| SDA | Serial data I/O | Bidirectional open-drain bus line; shares pull-up with SCL; must remain stable during SCL high to avoid false Start/Stop detection. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Input hysteresis ≥0.05×VCC on SDA/SCL eliminates false triggering from EMI or slow-rising signals in noisy industrial environments. |
| Output slope control | Controlled rise/fall times suppress ground bounce during bus transitions, preventing logic glitches in mixed-signal PCB layouts. |
| Page write capability | 64-byte buffer enables single-command bulk writes, reducing I²C transaction overhead and improving system-level throughput. |
| Self-timed write cycle | Internal timing eliminates need for external delay management; ACK polling confirms completion before next command. |
| ESD protection | >4,000V HBM on all pins; enhances reliability during handling, assembly, and field deployment in unshielded enclosures. |
Applications
| Industrial Sensor Calibration | Smart Energy Metering |
|---|---|
|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed retention across 20+ year product lifecycle and thermal cycling. Use Value: Eliminates recalibration during field maintenance; leverages 1M-cycle endurance for periodic auto-calibration updates. |
Use Scenario: Holding tariff schedules, billing registers, and tamper-event logs in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Secure, write-protected configuration memory interfaced directly to metering SoC via I²C. Use Value: WP pin prevents unauthorized firmware or tariff modification; 2.5V min VCC ensures operation during brownout conditions. |
| Medical Device Configuration | Automotive Body Control Module |
|
Use Scenario: Retaining user preferences (e.g., display brightness, alarm thresholds) and device serialization in portable diagnostic tools. IC Role / Device Role / Timing Role: Low-power, high-reliability data store operating from coin-cell backup during main power loss. Use Value: 1 µA standby current extends battery life; >200-year retention ensures data integrity over full device service life. |
Use Scenario: Saving seat/mirror position memory, door lock settings, and fault-code history in automotive BCMs. IC Role / Device Role / Timing Role: Industrial-grade EEPROM qualified for under-hood ambient temperatures (–40°C to +85°C). Use Value: Meets AEC-Q100 stress test requirements; cascaded addressing supports multiple EEPROMs for modular feature expansion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA128-I/P | Wider VCC range (1.7–5.5V); supports 100 kHz at 1.7V–2.49V; otherwise identical pinout, timing, and memory map. | Preferred for battery-powered devices operating below 2.5V (e.g., coin-cell IoT sensors). | Select 24AA128-I/P if system VCC may dip below 2.5V; otherwise 24LC128-I/PG offers tighter voltage specification and cost optimization for fixed 3.3V/5V rails. |
| AT24C128-10PU-2.7 | Same 128Kbit capacity, 8-pin PDIP, and I²C interface; but rated for 1 MHz at 2.7–5.5V and has different AC timing (e.g., THD:STA = 250 ns). | Used where higher-speed I²C bursts are needed, but requires validation of WP behavior and endurance at target VCC. | Choose AT24C128-10PU-2.7 only if 1 MHz operation is required and full timing revalidation is feasible; 24LC128-I/PG provides proven interoperability with legacy Microchip-based designs. |
Compared with 24AA128-I/P and AT24C128-10PU-2.7, the 24LC128-I/PG delivers optimal balance of industrial temperature reliability, deterministic 400 kHz timing, and seamless drop-in compatibility in existing Microchip ecosystem designs-without requiring layout changes or firmware modifications.
Availability
24LC128-I/PG is available at Aetrix Electronics and suitable for industrial sensor calibration, smart energy metering, and medical device configuration requiring stable component supply across extended product lifecycles.
Supply support for 24LC128-I/PG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC128-I/PG belongs to Microchip's 24XX128 family of I²C serial EEPROMs, engineered specifically for robust, low-power nonvolatile storage in industrial, automotive, and medical applications demanding long-term data integrity and wide-voltage operation.
FAQ
What is the minimum operating voltage for 24LC128-I/PG?
The 24LC128-I/PG requires a minimum supply voltage of 2.5V for guaranteed operation across its full Industrial temperature range (–40°C to +85°C). Operation below 2.5V is not specified and may result in unreliable I²C communication or incomplete write cycles. This distinguishes it from the 24AA128 variant, which supports down to 1.7V.
Does 24LC128-I/PG support 1 MHz I²C clock speed?
No, the 24LC128-I/PG is rated for a maximum I²C clock frequency of 400 kHz at VCC ≥ 2.5V. It does not support 1 MHz operation - that capability is exclusive to the 24FC128 variant within the same family. Attempting 1 MHz signaling with 24LC128-I/PG will violate AC timing specifications and cause communication failures.
How many devices can be connected on the same I²C bus using 24LC128-I/PG?
Up to eight 24LC128-I/PG devices can be connected on a single I²C bus using the A0, A1, and A2 address pins to configure unique 7-bit slave addresses (0x50–0x57). Each pin must be hardwired to either VSS or VCC; floating connections are not permitted and will cause bus contention or unpredictable addressing.
What happens when the WP pin is tied to VCC on 24LC128-I/PG?
When WP is tied to VCC, all write operations (byte and page) to the 24LC128-I/PG memory array are inhibited, while read operations continue normally. The device acknowledges write commands but performs no internal programming - ensuring critical configuration data remains immutable during system runtime or firmware updates.
Is 24LC128-I/PG qualified for automotive applications?
The 24LC128-I/PG is specified for Industrial temperature range (–40°C to +85°C) and is not AEC-Q100 qualified. For automotive use, Microchip offers the 24LC128-E/PG variant (Extended temp: –40°C to +125°C) or AEC-Q100 qualified variants like the 24LC128-IMF. Always verify qualification status against the exact part number's datasheet revision.
24LC128-I/PG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
24LC128-I/PG FAQ
1.How can I place an order for 24LC128-I/PG through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC128-I/PG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC128-I/PG reliable?
The price and inventory of 24LC128-I/PG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC128-I/PG is usually 5 days.
3.What payment methods are accepted for 24LC128-I/PG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC128-I/PG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC128-I/PG?
24LC128-I/PG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC128-I/PG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC128-I/PG?
For technical support, including 24LC128-I/PG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC128-I/PG requirements.
6.How does Aetrix verify that 24LC128-I/PG is sourced from the original manufacturer or authorized distributors?
All 24LC128-I/PG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC128-I/PG meets industry standards.
7.What is the process for return or replacement of 24LC128-I/PG?
All 24LC128-I/PG units undergo pre-shipment inspection (PSI). If there is an issue with 24LC128-I/PG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC128-I/PG part is unused and in its original packaging.
Return procedure for 24LC128-I/PG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC128-I/PG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
