My Inquiry
My Account
Microchip Technology 24LC128T-E/MNY
- Part No.:
- 24LC128T-E/MNY
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
24LC128T-E/MNY.pdf
- Description:
- IC EEPROM 128KBIT I2C 8TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC128T-E/MNY from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM designed for nonvolatile data storage in low-power embedded systems. It operates from 2.5V to 5.5V, supports up to 400 kHz clock frequency, features hardware write-protection via the WP pin, and delivers 1 million erase/write cycles with >200 years data retention. It is used in industrial sensor calibration, power meter configuration, and firmware parameter storage.
For engineers reviewing the 24LC128T-E/MNY datasheet, 24LC128T-E/MNY pinout, 24LC128T-E/MNY application, or 24LC128T-E/MNY equivalent, key selection considerations include its 2.5–5.5 V supply range, 8-lead TDFN package with exposed pad, I²C addressability via A0–A2 pins, and page-write capability limited to 64-byte boundaries without wraparound across physical pages.
Technical Context
The 24LC128T-E/MNY implements a two-wire I²C interface with Schmitt-trigger inputs on SDA and SCL for noise immunity, slope-controlled outputs to suppress ground bounce, and internal address pointer logic enabling current-address, random, and sequential read modes. Its memory array is organized as 16,384 × 8 bits with 64-byte page-aligned write buffers.
Write operations are self-timed with a maximum 5 ms cycle time; during this period, the device does not acknowledge I²C commands-enabling ACK polling for bus efficiency. The WP pin samples at the Stop bit to enable or disable writes, and A0–A2 pins configure the slave address (1010xxxA2A1A0), supporting up to eight devices on one bus (two for MSOP, but MNY is TDFN).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8), sufficient for storing full calibration tables or boot configuration blocks |
| Supply voltage | 2.5V to 5.5V - compatible with 3.3V and 5V microcontroller I/O domains without level shifting |
| I²C clock rate | Up to 400 kHz - enables ~40 KB/s effective write throughput using page mode |
| Page write buffer | 64 bytes - reduces I²C transaction overhead by batching writes within a single physical page (0x0000–0x003F, 0x0040–0x007F, etc.) |
| Endurance & retention | 1,000,000 write cycles and >200 years data retention at +25°C - validated for long-life industrial deployments |
| Operating temperature | −40°C to +125°C (Extended grade) - qualified per AEC-Q100 for under-hood automotive and high-temp industrial use |
| Standby current | ≤5 µA at +125°C - critical for battery-backed or energy-harvesting applications requiring ultra-low quiescent draw |
Pinout & Package
24LC128T-E/MNY uses an 8-lead TDFN (Thin Dual Flat No-lead) package with 2 mm × 3 mm body and exposed thermal pad (connected to VSS or left floating per datasheet Note 1). Pin 1 is marked by a beveled corner; the package is RoHS-compliant and moisture-sensitive level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip select input | LSB of 3-bit I²C slave address; hardwired to VSS or VCC to configure device address (1010xxxA2A1A0) |
| A1 | Chip select input | Middle bit of slave address; determines unique bus address when multiple 24LC128 devices share SDA/SCL |
| A2 | Chip select input | MSB of slave address; enables up to eight devices on same I²C bus (not applicable for MSOP, but MNY is TDFN) |
| VSS | Ground reference | Return path for all internal circuitry; must be connected to system ground; exposed pad may be tied to VSS for thermal relief |
| SDA | Serial data I/O | Open-drain bidirectional line requiring external pull-up (2 kΩ typical for 400 kHz); carries address, data, and ACK/NACK |
| SCL | Serial clock input | Master-generated clock synchronizing all I²C transfers; Schmitt-trigger input ensures noise margin ≥5% VCC |
| WP | Hardware write-protect | Active-high input sampled at Stop bit; tied to VCC disables all writes while permitting unlimited reads |
| VCC | Power supply | 2.5–5.5 V supply; decoupling capacitor (0.1 µF ceramic) required within 5 mm of pin for stable operation |
Key Features
| Feature | Design Value |
|---|---|
| Page write buffer | 64-byte on-chip latch enables burst writes without host-side timing constraints - reduces I²C transaction count by up to 64× vs. byte writes |
| Schmitt-trigger inputs | Input hysteresis ≥0.05 VCC on SDA/SCL eliminates false triggering from EMI or slow-rising signals in noisy industrial environments |
| Self-timed write cycle | Internal erase/write completes in ≤5 ms regardless of VCC or temperature - frees MCU resources during programming |
| ACK polling support | Host detects write completion by repeating Start + control byte until ACK received - maximizes I²C bus utilization without fixed delays |
| Hardware write protection | WP pin disables writes at silicon level - prevents accidental firmware corruption during power-up/down or brownout conditions |
| AEC-Q100 qualification | Extended temperature grade (−40°C to +125°C) with stress-tested reliability - meets automotive subsystem requirements without derating |
Applications
| Industrial Sensor Calibration | Smart Energy Metering |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients and temperature compensation curves for analog sensor front-ends. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed at power-on reset; retains values across 10+ year field life. Use Value: Eliminates need for external trimming potentiometers or reprogramming during manufacturing; supports field recalibration via secure I²C commands. |
Use Scenario: Holding tariff schedules, billing registers, and tamper-event logs in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: High-reliability data logger with guaranteed 1M write cycles - withstands daily metering updates over 27+ years. Use Value: Meets IEC 62056-21 and ANSI C12.19 compliance for secure, auditable energy data storage without battery backup. |
| Automotive Body Control Module | Medical Diagnostic Equipment |
Use Scenario: Saving user preferences (mirror position, seat settings) and fault-code history in vehicle BCMs. IC Role / Device Role / Timing Role: AEC-Q100 qualified EEPROM interfacing directly with 3.3V CAN/LIN microcontrollers. Use Value: Operates reliably at 125°C ambient; WP pin prevents inadvertent overwrite during ECU firmware updates over CAN. |
Use Scenario: Archiving calibration constants and usage counters for FDA-regulated diagnostic imaging subsystems. IC Role / Device Role / Timing Role: Secure, traceable configuration storage with >200-year data retention - satisfies ISO 13485 long-term recordkeeping. Use Value: Enables full audit trail for calibration events; no volatile RAM backup required, reducing BOM cost and failure modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA128T-I/MNY | Wider 1.7–5.5 V supply range; lower 100 kHz max clock below 2.5 V; Industrial temp only (−40°C to +85°C) | Preferred for battery-powered or 1.8V MCU systems; unsuitable for 125°C under-hood use | Select when operating below 2.5 V or requiring broader voltage compatibility; verify I²C timing margins at 100 kHz |
| AT24C128N-10SU-2.7 | Same 128 Kbit density and 8-lead SOIC package; 2.7–5.5 V supply; 400 kHz I²C; 1M endurance; no AEC-Q100 qualification | Cost-optimized alternative for commercial-grade applications without extended temperature or automotive qualification needs | Choose for price-sensitive industrial controls where −40°C to +85°C suffices and AEC-Q100 is not mandated |
Compared with 24LC128T-E/MNY, the 24AA128T-I/MNY extends voltage flexibility but sacrifices high-temperature operation, while the AT24C128N-10SU-2.7 offers identical functionality at lower cost but lacks automotive qualification and extended temperature support.
Availability
24LC128T-E/MNY is available at Aetrix Electronics and suitable for industrial sensor calibration, smart energy metering, and automotive body control modules requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 24LC128T-E/MNY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC128T-E/MNY belongs to Microchip's 24XX128 family of I²C EEPROMs, engineered for robust, low-power nonvolatile storage in automotive, industrial, and medical systems demanding AEC-Q100 qualification and long-term data integrity.
FAQ
What is the maximum I²C clock frequency supported by the 24LC128T-E/MNY?
The 24LC128T-E/MNY supports up to 400 kHz I²C clock frequency when VCC is 2.5V or higher. At voltages below 2.5V, the maximum clock rate drops to 100 kHz. This dual-speed capability ensures compatibility with both legacy 100 kHz systems and modern high-throughput designs - the 24LC128T-E/MNY enforces these limits internally and will not acknowledge faster clocks.
Does the 24LC128T-E/MNY require external pull-up resistors on SDA and SCL lines?
Yes, the 24LC128T-E/MNY requires external pull-up resistors on both SDA and SCL because its I²C interface uses open-drain outputs. For 400 kHz operation, a 2 kΩ resistor to VCC is recommended; for 100 kHz, 10 kΩ is typical. Incorrect pull-up values cause timing violations or bus lockup - the 24LC128T-E/MNY datasheet specifies minimum/maximum rise times that depend directly on these resistors.
How does the WP pin function on the 24LC128T-E/MNY?
The WP (Write-Protect) pin on the 24LC128T-E/MNY is sampled at the Stop bit of each I²C write command. When tied to VCC, it disables all write operations (byte, page, or erase) while allowing unlimited reads. When tied to VSS, writes are enabled. This hardware-level protection prevents accidental overwrites during power transitions - the 24LC128T-E/MNY ignores WP state changes mid-cycle once the Stop bit is detected.
Can the 24LC128T-E/MNY cross physical page boundaries during a page write?
No, the 24LC128T-E/MNY cannot cross physical page boundaries during a page write. Its 64-byte page buffer wraps around within the current page (e.g., writing 65 bytes starting at 0x003E overwrites 0x003E–0x007D, not 0x003E–0x007E plus 0x0000). Software must enforce page alignment - the 24LC128T-E/MNY provides no boundary detection or error signaling, making correct address management essential for data integrity.
Is the 24LC128T-E/MNY qualified for automotive applications?
Yes, the 24LC128T-E/MNY is AEC-Q100 qualified for Extended temperature grade (−40°C to +125°C), making it suitable for under-hood and body-control applications. Its qualification includes stress testing for thermal cycling, humidity, and electrical robustness - the "E" in the part number explicitly denotes this automotive-grade rating, distinguishing it from Industrial-grade variants like 24LC128T-I/MNY.
24LC128T-E/MNY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (2x3)
24LC128T-E/MNY FAQ
1.How can I place an order for 24LC128T-E/MNY through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC128T-E/MNY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC128T-E/MNY reliable?
The price and inventory of 24LC128T-E/MNY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC128T-E/MNY is usually 5 days.
3.What payment methods are accepted for 24LC128T-E/MNY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC128T-E/MNY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC128T-E/MNY?
24LC128T-E/MNY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC128T-E/MNY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC128T-E/MNY?
For technical support, including 24LC128T-E/MNY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC128T-E/MNY requirements.
6.How does Aetrix verify that 24LC128T-E/MNY is sourced from the original manufacturer or authorized distributors?
All 24LC128T-E/MNY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC128T-E/MNY meets industry standards.
7.What is the process for return or replacement of 24LC128T-E/MNY?
All 24LC128T-E/MNY units undergo pre-shipment inspection (PSI). If there is an issue with 24LC128T-E/MNY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC128T-E/MNY part is unused and in its original packaging.
Return procedure for 24LC128T-E/MNY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC128T-E/MNY Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
