Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 24LC128T-I/MF

Name: 24LC128T-I/MF
Brand: Microchip Technology
SKU: 24LC128T-I/MF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 24LC128T-I/MF

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-VDFN Exposed Pad

Datasheet:: 24LC128T-I/MF.pdf

Description:: IC EEPROM 128KBIT I2C 8DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,293

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

24LC128T-I/MF from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM designed for nonvolatile data storage in low-power embedded systems. It operates from 2.5V to 5.5V, supports up to 400 kHz clock frequency, features hardware write-protection via the WP pin, and delivers 1 million erase/write cycles with >200 years data retention. It is used in industrial sensor calibration, power meter configuration, and firmware parameter storage.

For engineers reviewing the 24LC128T-I/MF datasheet, 24LC128T-I/MF pinout, 24LC128T-I/MF application, or 24LC128T-I/MF equivalent, this page provides verified electrical specs, package mapping to 8-lead TSSOP (MF), functional pin roles, real-world use cases, and two confirmed alternative parts with documented technical and application differences.

Technical Context

The 24LC128T-I/MF implements a two-wire I²C interface with Schmitt-trigger inputs on SDA and SCL for noise immunity, slope-controlled outputs to suppress ground bounce, and internal address pointer logic enabling current-address, random, and sequential reads across the full 128Kbit memory space. It uses cascaded slave addressing with A0–A2 pins to support up to eight devices on one bus.

Its write architecture includes a 64-byte page buffer, self-timed erase/write cycle (max 5 ms), and hardware write-protection that disables all writes when WP = VCC. The device samples WP at the Stop bit of each write command, making protection state immune to mid-cycle toggling.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	128 Kbit (16,384 × 8) - supports storage of configuration tables, calibration coefficients, or event logs in resource-constrained systems.
V_CC range	2.5V to 5.5V - compatible with standard 3.3V and 5V microcontroller I/O domains without level shifting.
Max I²C clock	400 kHz - enables ~50 kbyte/s effective write throughput using page mode, suitable for infrequent but reliable parameter updates.
Write endurance	1,000,000 cycles - ensures ≥10 years of daily 300-write operations in industrial logging applications.
Data retention	>200 years at +85°C - guarantees long-term integrity of stored firmware settings or security keys without refresh.
Standby current	1 µA max (I-temp) - minimizes battery drain in always-on IoT edge nodes during sleep states.
Page size	64 bytes - defines maximum atomic write block; crossing physical page boundaries causes wraparound, requiring software boundary checks.

Pinout & Package

24LC128T-I/MF is packaged in an 8-lead TSSOP (Microchip package code MF), measuring 4.4 mm × 3.0 mm × 1.2 mm, with gull-wing leads and JEDEC-standard pinout.

Pin/Terminal	Circuit Role	Design Meaning
A0	Chip address input	LSB of 3-bit slave address; hardwired to VSS or VCC to configure one of eight possible I²C addresses (1010xxx0).
A1	Chip address input	Middle bit of slave address; determines bus uniqueness when multiple 24LC128T-I/MF devices share SDA/SCL lines.
A2	Chip address input	MSB of slave address; enables up to eight devices on same I²C bus for expanded storage capacity (up to 1 Mbit).
VSS	Ground reference	Return path for all internal circuitry; must be connected directly to system ground plane with low-impedance trace.
SDA	Serial data I/O	Open-drain bidirectional line; requires external pull-up resistor (2–10 kΩ) and supports ACK polling during write cycles.
SCL	Serial clock input	Master-generated clock synchronizing all read/write transfers; rise/fall times constrained per AC specs (e.g., ≤300 ns @ VCC ≥2.5V).
WP	Hardware write-protect	Active-high enable: tied to VCC blocks all writes while permitting unlimited reads; sampled only at Stop bit edge.
VCC	Power supply	Primary voltage rail (2.5–5.5V); decoupling capacitor (0.1 µF ceramic) required within 5 mm of pin for noise immunity.

Key Features

Feature	Design Value
Page write buffer	64-byte internal latch enables single-command bulk writes, reducing I²C transaction overhead by up to 64× vs. byte writes.
Schmitt-trigger inputs	Hysteresis ≥0.05×VCC on SDA/SCL eliminates false triggering from EMI or slow-rising signals in noisy industrial environments.
Output slope control	Controlled edge rates suppress ground bounce and reduce radiated emissions, easing EMC compliance in compact PCB layouts.
I²C clock flexibility	Supports 100 kHz (for VCC < 2.5V) and 400 kHz (for VCC ≥ 2.5V) modes - auto-adapts to host controller capability without firmware changes.
ESD robustness	>4 kV HBM rating protects against handling damage and transient events in manufacturing and field deployment.

Applications

Industrial Sensor Calibration	Smart Energy Metering
Use Scenario: Storing temperature, pressure, or humidity sensor offset/gain coefficients after factory calibration and field recalibration. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during boot and runtime via I²C; retains values across power cycles and brownouts. Use Value: Eliminates need for external calibration trimmers or reprogramming; supports NIST-traceable calibration logs with timestamped write cycles.	Use Scenario: Recording tariff schedules, demand-response thresholds, and tamper-event timestamps in residential/commercial electricity meters. IC Role / Device Role / Timing Role: Secure configuration store interfaced to metrology SoC; WP pin tied to secure MCU GPIO to prevent unauthorized writes. Use Value: Ensures regulatory compliance (ANSI C12.1, IEC 62056) by guaranteeing write-integrity during mains interruption or voltage sag.
Firmware Parameter Storage	Medical Device Configuration
Use Scenario: Holding bootloader configuration flags, communication protocol settings, and user-defined operational modes in embedded controllers. IC Role / Device Role / Timing Role: Boot-time initialization data source; read during reset sequence before main application starts. Use Value: Enables field-upgradable behavior without firmware reflash; supports multi-region product variants from single BOM.	Use Scenario: Storing FDA-mandated device ID, calibration history, and usage counters in portable diagnostic equipment (e.g., pulse oximeters, infusion pumps). IC Role / Device Role / Timing Role: Audit-trail memory with deterministic write latency; accessed only by certified safety-critical firmware under IEC 62304. Use Value: Meets Class II medical device requirements for data persistence, traceability, and write-protection during critical operation.

Industrial Sensor Calibration

Smart Energy Metering

Use Scenario: Storing temperature, pressure, or humidity sensor offset/gain coefficients after factory calibration and field recalibration.

IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during boot and runtime via I²C; retains values across power cycles and brownouts.

Use Value: Eliminates need for external calibration trimmers or reprogramming; supports NIST-traceable calibration logs with timestamped write cycles.

Use Scenario: Recording tariff schedules, demand-response thresholds, and tamper-event timestamps in residential/commercial electricity meters.

IC Role / Device Role / Timing Role: Secure configuration store interfaced to metrology SoC; WP pin tied to secure MCU GPIO to prevent unauthorized writes.

Use Value: Ensures regulatory compliance (ANSI C12.1, IEC 62056) by guaranteeing write-integrity during mains interruption or voltage sag.

Firmware Parameter Storage

Medical Device Configuration

Use Scenario: Holding bootloader configuration flags, communication protocol settings, and user-defined operational modes in embedded controllers.

IC Role / Device Role / Timing Role: Boot-time initialization data source; read during reset sequence before main application starts.

Use Value: Enables field-upgradable behavior without firmware reflash; supports multi-region product variants from single BOM.

Use Scenario: Storing FDA-mandated device ID, calibration history, and usage counters in portable diagnostic equipment (e.g., pulse oximeters, infusion pumps).

IC Role / Device Role / Timing Role: Audit-trail memory with deterministic write latency; accessed only by certified safety-critical firmware under IEC 62304.

Use Value: Meets Class II medical device requirements for data persistence, traceability, and write-protection during critical operation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
24AA128T-I/MF	Wider V_CC range (1.7–5.5V); supports 100 kHz down to 1.7V; identical pinout and timing.	Better suited for battery-powered systems with undervoltage operation (e.g., coin-cell IoT sensors).	Select when operating below 2.5V is required; otherwise, 24LC128T-I/MF offers tighter V_CC spec consistency in 3.3V/5V systems.
AT24C128-10TU-2.7	Same 128 Kbit density and I²C interface; 10 µA standby current (vs. 1 µA); no WP pin - write protection implemented in firmware.	Lacks hardware write-protect; requires additional MCU resources for secure write gating.	Choose only if cost sensitivity outweighs reliability needs; avoid where tamper resistance or fail-safe write blocking is mandatory.

Compared with 24AA128T-I/MF, the 24LC128T-I/MF trades ultra-low-voltage operation for tighter industrial-grade V_CC specification and lower standby current, while the AT24C128-10TU-2.7 sacrifices hardware write-protection and leakage performance for legacy Atmel ecosystem compatibility.

Availability

24LC128T-I/MF is available at Aetrix Electronics and suitable for industrial sensor calibration, smart energy metering, and firmware parameter storage requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 24LC128T-I/MF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory products, with a focus on reliability, longevity, and industrial-grade qualification.

The 24LC128T-I/MF belongs to Microchip's 24XX128 family of I²C EEPROMs, engineered for robust nonvolatile storage in harsh environments-designed to meet AEC-Q100 stress-test requirements and support 20+ year product deployments.

FAQ

What is the maximum I²C clock frequency supported by the 24LC128T-I/MF?

The 24LC128T-I/MF supports up to 400 kHz when V_CC ≥ 2.5V. At V_CC < 2.5V, maximum clock frequency drops to 100 kHz. This dual-speed capability ensures interoperability with both legacy and high-speed I²C masters while maintaining signal integrity across voltage ranges.

Does the 24LC128T-I/MF require external pull-up resistors on SDA and SCL lines?

Yes, the 24LC128T-I/MF requires external pull-up resistors on both SDA and SCL because its I/O pins are open-drain. Recommended values are 10 kΩ for 100 kHz operation and 2 kΩ for 400 kHz, connected to the same V_CC rail as the 24LC128T-I/MF.

How does hardware write-protection work on the 24LC128T-I/MF?

When the WP pin is tied to V_CC, all write operations (byte and page) are inhibited, though read operations remain fully functional. The WP state is sampled only at the Stop bit of each write command, so toggling WP mid-cycle has no effect-ensuring deterministic protection behavior.

Can multiple 24LC128T-I/MF devices share the same I²C bus?

Yes, up to eight 24LC128T-I/MF devices can share one I²C bus using unique combinations of A0, A1, and A2 pin states to generate distinct 7-bit slave addresses (1010xxx0). Each device responds only to its configured address, enabling scalable storage expansion.

What is the page write buffer size of the 24LC128T-I/MF, and why does it matter?

The 24LC128T-I/MF has a 64-byte page write buffer. This allows up to 64 bytes to be loaded into the buffer and written to memory atomically upon receipt of the Stop condition. Using page writes reduces I²C transaction count and total write time versus individual byte writes-critical for minimizing bus occupancy in multi-master systems.

24LC128T-I/MF Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-VDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 128Kbit

Memory Organization:: 16K x 8

Memory Interface:: I2C

Clock Frequency:: 400 kHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 900 ns

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-DFN-S (6x5)

24LC128T-I/MF FAQ

1.How can I place an order for 24LC128T-I/MF through Aetrix?

Please submit a Request for Quotation (RFQ) for 24LC128T-I/MF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 24LC128T-I/MF reliable?

The price and inventory of 24LC128T-I/MF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC128T-I/MF is usually 5 days.

3.What payment methods are accepted for 24LC128T-I/MF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC128T-I/MF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 24LC128T-I/MF?

24LC128T-I/MF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 24LC128T-I/MF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 24LC128T-I/MF?

For technical support, including 24LC128T-I/MF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC128T-I/MF requirements.

6.How does Aetrix verify that 24LC128T-I/MF is sourced from the original manufacturer or authorized distributors?

All 24LC128T-I/MF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC128T-I/MF meets industry standards.

7.What is the process for return or replacement of 24LC128T-I/MF?

All 24LC128T-I/MF units undergo pre-shipment inspection (PSI). If there is an issue with 24LC128T-I/MF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 24LC128T-I/MF part is unused and in its original packaging.

Return procedure for 24LC128T-I/MF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…