My Inquiry
My Account
Microchip Technology 24LC128T-I/MNY
- Part No.:
- 24LC128T-I/MNY
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
24LC128T-I/MNY.pdf
- Description:
- IC EEPROM 128KBIT I2C 8TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:14,610
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC128T-I/MNY from Microchip Technology is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM with hardware write-protection, 64-byte page write buffer, and industrial temperature range (–40°C to +85°C). It operates from 2.5V to 5.5V, supports up to 400 kHz clock frequency, and delivers ≤3 mA write current and ≤1 µA standby current. It is used in embedded systems for parameter storage, calibration data retention, and firmware configuration in power-constrained industrial controllers.
For engineers reviewing the 24LC128T-I/MNY datasheet, 24LC128T-I/MNY pinout, 24LC128T-I/MNY application, or 24LC128T-I/MNY equivalent, this page provides verified electrical specifications, package mapping to 8-lead TDFN, functional pin roles, real-world use cases, and two validated alternative parts with documented technical and application differences.
Technical Context
The 24LC128T-I/MNY implements a two-wire I²C interface with Schmitt-trigger inputs on SDA and SCL for noise immunity, slope-controlled outputs to suppress ground bounce, and internal address pointer logic enabling sequential, random, and current-address read modes. Its 64-byte page buffer allows burst writes within a single physical page boundary (0x0000–0x003F, 0x0040–0x007F, etc.), with self-timed erase/write cycles completing in ≤5 ms.
Hardware write protection is enforced via the WP pin: tied to VCC, it disables all write operations while permitting reads; sampling occurs at the Stop bit of each write command. Up to eight devices can share one I²C bus using A0–A2 address inputs-though for the MNY (8-lead TDFN) package, all three pins are functional and must be hardwired to VSS or VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), organized as 2048 pages of 64 bytes - enables compact storage of configuration sets without external memory management logic. |
| VCC Range | 2.5V to 5.5V - compatible with standard 3.3V and 5V microcontroller I/O domains without level shifting. |
| Max Clock Frequency | 400 kHz - supports high-throughput parameter updates in real-time control loops (e.g., motor tuning tables). |
| Write Current | ≤3 mA max - minimizes peak supply demand during page writes, critical for battery-backed or energy-harvesting systems. |
| Standby Current | ≤1 µA at I-temp - ensures negligible quiescent drain in always-on industrial sensors or metering endpoints. |
| Data Retention | >200 years - guarantees long-term integrity of calibration coefficients and security keys across product lifecycles. |
| Endurance | 1,000,000 write/erase cycles - supports frequent field-updatable parameters (e.g., energy meter tariff schedules). |
Pinout & Package
24LC128T-I/MNY is packaged in an 8-lead TDFN (Thin Dual Flat No-lead) with 2 mm × 3 mm body and exposed thermal pad (optional VSS connection). Pin 1 is marked by a dot; pin numbering follows standard counter-clockwise orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip Address Input | LSB of 3-bit slave address; must be hardwired to VSS or VCC to select device on shared I²C bus (up to 8 devices). |
| A1 | Chip Address Input | Middle bit of slave address; determines unique I²C address when multiple 24LC128T-I/MNY devices coexist. |
| A2 | Chip Address Input | MSB of slave address; enables contiguous 1 Mbit expansion across eight devices via software-addressed A14–A16 mapping. |
| VSS | Ground Reference | Primary return path for all internal circuitry; exposed pad may be connected to PCB ground plane for thermal relief. |
| SDA | Serial Data I/O | Open-drain bidirectional line requiring external pull-up; carries addresses, commands, and data; changes only during SCL low. |
| SCL | Serial Clock Input | Master-generated clock synchronizing all transfers; rising edge samples data, falling edge allows data change. |
| WP | Write-Protect Control | Active-high enable: tied to VCC blocks all writes (preserves factory calibration); sampled at Stop bit timing. |
| VCC | Power Supply | 2.5–5.5V main supply; powers EEPROM array, I/O buffers, and internal HV generator for write/erase operations. |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Buffer | 64-byte on-chip latch enables single-command burst writes - reduces I²C transaction overhead by 98% vs. byte-write mode. |
| Schmitt Trigger Inputs | Hysteresis ≥0.05×VCC on SDA/SCL - rejects noise spikes up to 50 ns, eliminating external filtering in electrically noisy PLC cabinets. |
| Output Slope Control | Controlled rise/fall times (e.g., ≤300 ns at 5.5V) - prevents ground bounce-induced glitches during simultaneous I/O switching. |
| Hardware Write Protection | Pin-level WP input sampled at Stop bit - provides deterministic, non-volatile lockout of configuration memory without firmware intervention. |
| I²C Bus Compatibility | Fully compliant with SMBus 2.0 and Philips I²C spec - interoperates with ARM Cortex-M, PIC, and ESP32 host controllers out-of-box. |
Applications
| Industrial Sensor Calibration | Smart Meter Firmware Storage |
|---|---|
|
Use Scenario: Storing temperature-compensation coefficients and sensor offset values in a wireless pressure transducer operating unattended for 10+ years. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed at power-up and during field recalibration; retains data through 100,000+ power cycles. Use Value: Eliminates need for external backup batteries or supercapacitors; >200-year data retention ensures calibration validity over full product lifecycle. |
Use Scenario: Holding tariff schedules, billing registers, and cryptographic keys in a Class 0.5S electricity meter certified to IEC 62053-21. IC Role / Device Role / Timing Role: Secure, tamper-resistant configuration store; WP pin physically locked to VCC during metrology certification testing. Use Value: 1M endurance cycles support daily firmware patching; hardware write-protection prevents unauthorized key modification in field-deployed units. |
| Medical Device Configuration | Automotive Body Control Module |
|
Use Scenario: Saving user-defined therapy profiles and alarm thresholds in a Class IIa infusion pump with FDA 510(k) clearance. IC Role / Device Role / Timing Role: Fail-safe settings storage with CRC-verified reads; powered from isolated 3.3V rail during battery backup mode. Use Value: ≤1 µA standby current extends battery life beyond 72 hours during mains failure; RoHS-compliant packaging meets medical material restrictions. |
Use Scenario: Storing seat position memory, mirror presets, and lighting profiles in a LIN-connected automotive door module. IC Role / Device Role / Timing Role: I²C slave on 12V-regulated 5V bus; withstands load-dump transients via internal ESD protection (>4 kV HBM). Use Value: AEC-Q100 qualified industrial grade ensures operation at –40°C to +85°C under hood conditions; 400 kHz speed enables fast profile recall. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA128T-I/MNY | Wider VCC range (1.7–5.5V); supports 100 kHz @ VCC < 2.5V; same pinout and page size. | Preferred for 1.8V/2.5V microcontrollers (e.g., MSP430, nRF52) where 24LC128T-I/MNY cannot operate below 2.5V. | Select when system VCC may dip below 2.5V during brown-out or battery discharge - no layout change required. |
| AT24C128-10PU-2.7 | Same 128 Kbit density and 8-lead PDIP package; 1 MHz max clock only above 2.7V; 5 µA standby current (vs. 1 µA). | Used in legacy industrial PLCs with through-hole assembly; lacks AEC-Q100 qualification and Schmitt-trigger noise immunity. | Choose for cost-sensitive, non-automotive designs where 5 µA standby is acceptable and 1 MHz speed is needed above 2.7V. |
Compared with 24LC128T-I/MNY, the 24AA128T-I/MNY offers broader voltage flexibility for ultra-low-power hosts, while the AT24C128-10PU-2.7 trades industrial reliability for higher speed and legacy package compatibility - neither is pin-compatible with MNY's TDFN footprint.
Availability
24LC128T-I/MNY is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter firmware storage, medical device configuration, and automotive body control modules requiring stable component supply across extended production lifecycles.
Supply support for 24LC128T-I/MNY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 24LC128T-I/MNY belongs to Microchip's 24XX128 family of I²C EEPROMs, engineered for robust, low-power nonvolatile data storage in industrial, automotive, and medical applications demanding long-term reliability and noise immunity.
FAQ
What is the maximum I²C clock frequency supported by the 24LC128T-I/MNY?
The 24LC128T-I/MNY supports up to 400 kHz when VCC is 2.5V or higher. At voltages below 2.5V, the maximum clock frequency drops to 100 kHz per Microchip's DS20001191T specification. This behavior is inherent to the device's internal timing circuitry and cannot be overridden by external configuration.
Does the 24LC128T-I/MNY require external pull-up resistors on SDA and SCL lines?
Yes, the 24LC128T-I/MNY requires external pull-up resistors on both SDA and SCL because its I/O pins are open-drain. Recommended values are 2 kΩ for 400 kHz operation and 10 kΩ for 100 kHz, connected to the same VCC rail powering the device.
How does hardware write protection work on the 24LC128T-I/MNY?
When the WP pin of the 24LC128T-I/MNY is tied to VCC, all write operations (byte and page) are inhibited - though read operations remain fully functional. The WP state is sampled at the Stop bit of each write command, making protection effective before any memory cell is altered.
Can the 24LC128T-I/MNY be used in automotive applications?
The 24LC128T-I/MNY is rated for Industrial temperature range (–40°C to +85°C) and is not AEC-Q100 qualified. For automotive cabin or body applications meeting AEC-Q100 Grade 3, Microchip offers the 24LC128-E/MNY variant - the 24LC128T-I/MNY itself is intended for industrial and medical use only.
What happens if a page write crosses a 64-byte boundary on the 24LC128T-I/MNY?
If a page write command attempts to cross a 64-byte physical page boundary (e.g., writing from address 0x003E to 0x0042), the 24LC128T-I/MNY wraps the address back to the start of the current page (0x0000–0x003F), overwriting earlier bytes in that same page instead of advancing to the next page.
24LC128T-I/MNY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (2x3)
24LC128T-I/MNY FAQ
1.How can I place an order for 24LC128T-I/MNY through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC128T-I/MNY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC128T-I/MNY reliable?
The price and inventory of 24LC128T-I/MNY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC128T-I/MNY is usually 5 days.
3.What payment methods are accepted for 24LC128T-I/MNY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC128T-I/MNY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC128T-I/MNY?
24LC128T-I/MNY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC128T-I/MNY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC128T-I/MNY?
For technical support, including 24LC128T-I/MNY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC128T-I/MNY requirements.
6.How does Aetrix verify that 24LC128T-I/MNY is sourced from the original manufacturer or authorized distributors?
All 24LC128T-I/MNY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC128T-I/MNY meets industry standards.
7.What is the process for return or replacement of 24LC128T-I/MNY?
All 24LC128T-I/MNY units undergo pre-shipment inspection (PSI). If there is an issue with 24LC128T-I/MNY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC128T-I/MNY part is unused and in its original packaging.
Return procedure for 24LC128T-I/MNY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC128T-I/MNY Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
