My Inquiry
My Account
Microchip Technology 24LC128T-I/ST14
- Part No.:
- 24LC128T-I/ST14
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
24LC128T-I/ST14.pdf
- Description:
- IC EEPROM 128KBIT I2C 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,082
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC128T-I/ST14 from Microchip Technology Inc. is a 128 Kbit (16K × 8) I²C-compatible serial EEPROM designed for nonvolatile data storage in low-power embedded systems. It operates from 2.5V to 5.5V, supports up to 400 kHz clock frequency, features hardware write-protection via the WP pin, and delivers 1 million erase/write cycles with >200 years data retention. It is used in industrial sensor calibration, power meter configuration, and firmware parameter storage.
For engineers reviewing the 24LC128T-I/ST14 datasheet, 24LC128T-I/ST14 pinout, 24LC128T-I/ST14 application, or 24LC128T-I/ST14 equivalent, this page provides verified electrical specifications, package mapping to 8-lead SOIC (ST), functional pin roles, real-world use cases, and validated alternative parts for design flexibility and supply continuity.
Technical Context
The 24LC128T-I/ST14 implements a two-wire I²C interface with Schmitt-trigger inputs on SDA and SCL for noise immunity, and slope-controlled outputs to suppress ground bounce. Its internal architecture includes a 64-byte page write buffer, self-timed erase/write cycle, and address pointer logic enabling sequential, random, and current-address read modes across the full 128Kbit memory space.
It uses cascaded slave addressing with A0–A2 pins to support up to eight devices on one bus (two for MSOP), and integrates hardware write protection that disables writes when WP = VCC. The device complies with I²C protocol timing requirements at 400 kHz over –40°C to +85°C (Industrial grade), with DC standby current ≤1 µA and write current ≤3 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8 bits) - supports persistent storage of configuration, calibration, or event logs without external refresh. |
| VCC operating range | 2.5V to 5.5V - compatible with standard 3.3V and 5V microcontroller I/O domains; excludes 1.7V operation (unlike 24AA128). |
| Max I²C clock frequency | 400 kHz - enables faster byte/page writes than 100 kHz legacy mode; not rated for 1 MHz (reserved for 24FC128). |
| Page write buffer | 64 bytes - allows efficient bulk writes within a single physical page boundary (0–63, 64–127, etc.), reducing bus overhead. |
| Endurance & retention | 1,000,000 erase/write cycles and >200 years data retention - suitable for field-deployed equipment requiring long-term reliability. |
| Write-protect method | Hardware pin (WP) - prevents accidental overwrites when tied to VCC; no software lock required. |
| Temperature grade | Industrial (–40°C to +85°C) - qualified for factory automation, building controls, and outdoor instrumentation. |
Pinout & Package
24LC128T-I/ST14 is packaged in an 8-lead SOIC (ST) per Microchip drawing C04-057-SN, with 3.90 mm body width, gull-wing leads, and RoHS-compliant matte tin plating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip address input | LSB of 3-bit slave address; hardwired to VSS or VCC to configure device address (000–111) for multi-device bus sharing. |
| A1 | Chip address input | Middle bit of slave address; determines unique I²C address among up to eight 24LC128 devices on same bus. |
| A2 | Chip address input | MSB of slave address; enables contiguous 1 Mbit expansion when cascading multiple 24LC128 units. |
| VSS | Ground reference | Primary return path for all internal circuitry and I/O; must be connected to system GND plane for stable operation. |
| SDA | Serial data I/O | Open-drain bidirectional bus line; requires external pull-up resistor (2–10 kΩ) and supports ACK/NACK signaling per I²C spec. |
| SCL | Serial clock input | Master-generated clock synchronizing all data transfers; edge-triggered with Schmitt-trigger input for noise rejection. |
| WP | Write-protect control | Active-high enable: ties to VCC to block all write operations (including page/byte writes); no effect on read functionality. |
| VCC | Power supply | Single 2.5–5.5V supply powering EEPROM core, interface logic, and charge pump; decoupling capacitor (0.1 µF) recommended. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | On SDA/SCL pins with 5% VCC hysteresis (D3) - rejects fast transients and EMI spikes without external filtering components. |
| Output slope control | Controlled rise/fall times (TR ≤300 ns, TF ≤300 ns at VCC ≥2.5V) - eliminates ground bounce and signal integrity issues on shared PCB traces. |
| Page write capability | 64-byte buffer with 5 ms max self-timed write cycle - reduces host MCU intervention and improves throughput vs. byte-by-byte writes. |
| Low-power operation | 1 µA max standby current (I-temp) and 3 mA max write current - extends battery life in portable or energy-harvesting applications. |
| ESD robustness | >4,000V HBM - withstands handling and board-level electrostatic discharge without latch-up or parametric shift. |
Applications
| Smart Energy Metering | Industrial PLC Configuration |
|---|---|
Use Scenario: Storing tariff schedules, meter calibration coefficients, and tamper-event logs in utility-grade electricity meters. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed write integrity during brown-out conditions. Use Value: Enables field-updatable calibration without firmware reflash; WP pin prevents corruption during power loss or firmware update. |
Use Scenario: Retaining I/O mapping, PID loop parameters, and alarm thresholds in programmable logic controllers. IC Role / Device Role / Timing Role: Persistent configuration store accessed via microcontroller I²C during boot and runtime. Use Value: Eliminates need for battery-backed SRAM; 1M-cycle endurance supports decades of parameter edits in factory environments. |
| Medical Sensor Calibration | Automotive Body Control Module |
Use Scenario: Holding sensor offset/gain values and patient-specific settings in portable diagnostic devices. IC Role / Device Role / Timing Role: Secure, low-power storage for analog front-end calibration data accessed at startup. Use Value: Meets IEC 60601-1 leakage and reliability requirements; 200-year retention ensures lifetime accuracy without recalibration. |
Use Scenario: Saving seat position memory, mirror presets, and lighting profiles in automotive interior modules. IC Role / Device Role / Timing Role: I²C-connected nonvolatile memory for user preference storage in 12V vehicle systems. Use Value: Industrial temperature rating (–40°C to +85°C) ensures operation across cabin thermal extremes; WP pin blocks unintended writes during CAN bus activity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA128T-I/ST | Wider VCC range (1.7–5.5V); supports 100 kHz at 1.7–2.49V; identical pinout, timing, and capacity. | Better suited for 1.8V/2.5V systems (e.g., wearables, IoT nodes); not rated for 400 kHz below 2.5V. | Select when operating below 2.5V or needing extended low-voltage compatibility; otherwise functionally interchangeable. |
| AT24C128-10PU-2.7 | Same 128 Kbit capacity, 2.7–5.5V range, 400 kHz I²C; different slave address map (1010xxx vs. 1010xxx); identical WP and A0–A2 logic. | Pin-compatible but requires validation of A0–A2 pull-up/down configuration due to minor address decode variance. | Valid drop-in replacement if address bits match; verify WP behavior and acknowledge timing against target MCU I²C peripheral. |
Compared with 24LC128T-I/ST14, the 24AA128T-I/ST offers lower-voltage operation at the cost of reduced high-speed performance below 2.5V, while the AT24C128-10PU-2.7 provides second-source availability with identical industrial temperature and package but requires address-map verification.
Availability
24LC128T-I/ST14 is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter firmware storage, and automotive body control module configuration requiring stable component supply and long-term lifecycle support.
Supply support for 24LC128T-I/ST14 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 24LC128 belongs to Microchip's 24XX128 family of I²C EEPROMs, engineered for reliable, low-power nonvolatile storage in industrial, automotive, and communications equipment where data integrity and long-term retention are critical.
FAQ
What is the maximum I²C clock frequency supported by the 24LC128T-I/ST14?
The 24LC128T-I/ST14 supports up to 400 kHz I²C clock frequency when VCC is 2.5V or higher. It does not support 1 MHz operation - that capability is exclusive to the 24FC128 variant. At voltages below 2.5V, the 24LC128T-I/ST14 is not rated for operation; only the 24AA128 variant supports 100 kHz down to 1.7V.
Does the 24LC128T-I/ST14 support page writes, and what is the buffer size?
Yes, the 24LC128T-I/ST14 supports page writes with a 64-byte internal buffer. This allows up to 64 bytes to be loaded into the buffer and written to memory in a single self-timed cycle (≤5 ms). Writes crossing physical page boundaries (e.g., address 0x003F to 0x0040) wrap within the current page and overwrite prior data.
How does the Write-Protect (WP) pin function on the 24LC128T-I/ST14?
The WP pin on the 24LC128T-I/ST14 is active-high: when tied to VCC, it disables all write operations (byte, page, and erase) while permitting unrestricted reads. When tied to VSS, writes are enabled. The pin is sampled at the Stop condition of each write command; toggling WP mid-cycle has no effect.
What packages are available for the 24LC128T-I/ST14, and what does the "ST" suffix indicate?
The "ST" in 24LC128T-I/ST14 denotes the 8-lead SOIC (Small Outline Integrated Circuit) package per Microchip drawing C04-057-SN - 3.90 mm body width, gull-wing leads, RoHS-compliant matte tin finish. Other packages include TSSOP, MSOP, DFN, and PDIP, but 24LC128T-I/ST14 specifically ships in SOIC-ST.
Is the 24LC128T-I/ST14 AEC-Q100 qualified for automotive use?
No, the 24LC128T-I/ST14 carries the "I" (Industrial) temperature grade (–40°C to +85°C) and is not AEC-Q100 qualified. While the broader 24XX128 family includes AEC-Q100 variants (e.g., 24LC128-E/SM), the 24LC128T-I/ST14 is intended for industrial and commercial applications, not automotive safety-critical systems.
24LC128T-I/ST14 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
24LC128T-I/ST14 FAQ
1.How can I place an order for 24LC128T-I/ST14 through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC128T-I/ST14 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC128T-I/ST14 reliable?
The price and inventory of 24LC128T-I/ST14 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC128T-I/ST14 is usually 5 days.
3.What payment methods are accepted for 24LC128T-I/ST14?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC128T-I/ST14 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC128T-I/ST14?
24LC128T-I/ST14 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC128T-I/ST14 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC128T-I/ST14?
For technical support, including 24LC128T-I/ST14 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC128T-I/ST14 requirements.
6.How does Aetrix verify that 24LC128T-I/ST14 is sourced from the original manufacturer or authorized distributors?
All 24LC128T-I/ST14 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC128T-I/ST14 meets industry standards.
7.What is the process for return or replacement of 24LC128T-I/ST14?
All 24LC128T-I/ST14 units undergo pre-shipment inspection (PSI). If there is an issue with 24LC128T-I/ST14, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC128T-I/ST14 part is unused and in its original packaging.
Return procedure for 24LC128T-I/ST14:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC128T-I/ST14 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
