Microchip Technology 24LC32AT-I/ST
- Part No.:
- 24LC32AT-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
24LC32AT-I/ST.pdf
- Description:
- IC EEPROM 32KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:6,367
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC32AT-I/ST from Microchip Technology is a 32-Kbit I²C serial EEPROM organized as 4K × 8-bit memory, operating from 2.5V to 5.5V with 400 kHz clock support, 5 ms max page write time, and industrial temperature range (–40°C to +85°C). It features hardware write-protection via the WP pin, Schmitt-trigger inputs for noise immunity, and 32-byte page write buffer-used in embedded system configuration storage, sensor calibration data retention, and firmware parameter backup.
For engineers reviewing the 24LC32AT-I/ST datasheet, 24LC32AT-I/ST pinout, 24LC32AT-I/ST application, or 24LC32AT-I/ST equivalent, key selection criteria include VCC compatibility (2.5–5.5V), I²C bus timing at 400 kHz, WP-controlled write lock, SOIC-8 package footprint, and endurance (>1 million cycles) for field-updatable systems requiring long-term nonvolatile storage.
Technical Context
The 24LC32AT-I/ST implements a two-wire I²C-compatible interface with open-drain SDA/SCL pins, internal address pointer for sequential reads, and hardware-based write protection controlled by the WP pin sampled at Stop condition. Its architecture supports up to eight devices on one bus using A0–A2 address inputs.
It uses low-power CMOS technology with typical active current of 1 mA and standby current of 1 µA, integrated Schmitt-trigger inputs (VHYS = 0.05 VCC) and slope-controlled outputs to suppress ground bounce-enabling reliable operation in electrically noisy industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 32 Kbit (4,096 × 8-bit), enabling storage of firmware flags, calibration coefficients, or device ID tables in compact embedded nodes. |
| VCC Range | 2.5V to 5.5V - compatible with standard 3.3V and 5V logic rails without level-shifting circuitry. |
| Max Clock Frequency | 400 kHz - supports fast configuration writes during system boot or runtime updates without bus contention delays. |
| Page Write Buffer | 32 bytes - reduces I²C transaction count for bulk writes, improving efficiency over byte-write-only EEPROMs. |
| Write Cycle Time | ≤5 ms per page - enables predictable timeout handling in host firmware; self-timed erase/write eliminates need for external delay polling. |
| Endurance & Retention | 1,000,000 write cycles / >200 years data retention - suitable for applications requiring decades of field reliability without refresh. |
| ESD Protection | >4,000 V HBM - provides robustness against handling and board-level ESD events in manufacturing and deployment. |
Pinout & Package
24LC32AT-I/ST is packaged in an 8-lead SOIC (Small Outline Integrated Circuit) with 1.27 mm pitch, 3.90 mm body width, and JEDEC MS-012AC compliant footprint. The package is RoHS-compliant and rated for industrial temperature operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Chip Address Input | Configures LSB of 3-bit device address; tied high/low to select among up to eight devices on same I²C bus. |
| A1 | Chip Address Input | Configures middle bit of device address; enables multi-device topology without software address remapping. |
| A2 | Chip Address Input | Configures MSB of device address; allows contiguous 256 Kbit expansion across eight 24LC32A units. |
| VSS | Ground Reference | Return path for all internal circuits; must be connected directly to system ground plane for stable I²C signaling. |
| SDA | Serial Data I/O | Open-drain bidirectional line requiring external pull-up (2 kΩ @ 400 kHz); carries addresses, commands, and data. |
| SCL | Serial Clock Input | Master-generated clock synchronizing all I²C transfers; rising edge samples data, falling edge drives data. |
| WP | Write-Protect Control | Hardware lock: tied to VCC disables all writes (reads unaffected); sampled at Stop condition for atomic protection. |
| VCC | Power Supply | Primary supply input (2.5–5.5V); powers EEPROM array, control logic, and I/O buffers; decoupling capacitor required. |
Key Features
| Feature | Design Value |
|---|---|
| I²C Bus Compatibility | Fully compliant with Philips I²C specification, supporting standard-mode (100 kHz) and fast-mode (400 kHz) timing without protocol translation. |
| Page Write Capability | 32-byte buffer enables single I²C transaction to program up to one full page-reducing bus occupancy and host CPU overhead. |
| Hardware Write Protection | WP pin provides physical, non-volatile write disable-prevents accidental or malicious firmware corruption during power transitions or resets. |
| Noise Immunity | Schmitt-trigger inputs (VHYS = 0.05 VCC) and output slope control eliminate false Start/Stop detection in high-noise industrial settings. |
| Low-Power Operation | 1 µA standby current and 1 mA active current enable battery-backed or energy-harvesting applications with multi-year runtime. |
Applications
| Industrial Sensor Node | Medical Device Calibration |
|---|---|
|
Use Scenario: Storing factory-calibrated offset/gain coefficients and sensor linearization tables in wireless temperature/humidity nodes. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed at power-on reset via I²C; no timing-critical latency requirement. Use Value: Enables plug-and-play sensor replacement without recalibration; leverages 200+ year data retention for lifetime device validity. |
Use Scenario: Holding patient-specific therapy parameters and usage logs in portable infusion pumps and glucose monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter store; WP pin prevents runtime modification during treatment cycles. Use Value: Meets IEC 62304 safety requirements for persistent data integrity; >1M endurance supports daily log writes over 10+ years. |
| Smart Energy Meter | Automotive Body Control Module |
|
Use Scenario: Recording tariff schedules, metering history, and firmware update status in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Configuration and event-log storage; accessed asynchronously during idle MCU cycles. Use Value: 400 kHz I²C speed enables rapid log commits during power-fail interrupts; SOIC-8 simplifies automated PCB assembly. |
Use Scenario: Saving seat/mirror position presets, door lock configurations, and diagnostic trouble codes in BCM ECUs. IC Role / Device Role / Timing Role: Persistent user preference storage; WP pin disabled during programming mode, enabled during vehicle operation. Use Value: AEC-Q100 qualification ensures reliability under automotive thermal cycling (-40°C to +85°C); 2.5V min VCC supports start-stop battery transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24AA32AT-I/ST | Lower VCC min (1.7V), identical pinout and command set; not AEC-Q100 qualified. | Suitable for battery-powered or ultra-low-voltage systems where 2.5V minimum cannot be guaranteed. | Select when operating below 2.5V is required; verify WP behavior and timing margins at 1.7V. |
| AT24C32D-SSHM-T | Same 32-Kbit capacity, SOIC-8, 1.7–5.5V range; lacks AEC-Q100 rating and has 10 ms write cycle. | Cost-sensitive consumer or industrial designs without automotive qualification needs. | Choose for price-sensitive volume production where extended temperature and automotive validation are unnecessary. |
Compared with 24LC32AT-I/ST, the 24AA32AT-I/ST extends voltage range downward but sacrifices automotive qualification, while the AT24C32D-SSHM-T trades write speed and qualification for lower cost-making 24LC32AT-I/ST optimal for industrial and automotive applications demanding guaranteed 2.5V+ operation and AEC-Q100 compliance.
Availability
24LC32AT-I/ST is available at Aetrix Electronics and suitable for industrial sensor nodes, medical calibration storage, smart energy meters, and automotive body control modules requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for 24LC32AT-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, serving industrial, automotive, and communications markets with vertically integrated silicon and tools.
The 24LC32A family delivers cost-effective, low-power I²C EEPROMs optimized for configuration storage and parameter retention in space-constrained, thermally demanding embedded systems.
FAQ
What is the minimum VCC required for reliable operation of the 24LC32AT-I/ST?
The 24LC32AT-I/ST requires a minimum VCC of 2.5V for full specification compliance-including 400 kHz I²C operation and guaranteed write functionality. Below 2.5V, clock frequency is limited to 100 kHz, and some AC parameters degrade. The 24LC32AT-I/ST is not rated for operation at 1.7V like the 24AA32A variant.
Does the 24LC32AT-I/ST support page write operations, and what is the maximum buffer size?
Yes, the 24LC32AT-I/ST supports page write operations with a 32-byte internal buffer. This allows up to 32 bytes to be loaded into the buffer and written to memory in a single self-timed cycle (≤5 ms). Writing across a 32-byte page boundary causes wraparound within the same page-not automatic advancement to the next page.
How does the WP pin function on the 24LC32AT-I/ST, and when is it sampled?
The WP (Write-Protect) pin on the 24LC32AT-I/ST is sampled at the Stop condition of each I²C write command. When tied to VCC, all write operations (byte and page) are inhibited while read operations remain fully functional. Toggling WP during an ongoing write cycle has no effect-the state at Stop determines protection for that command.
Is the 24LC32AT-I/ST AEC-Q100 qualified, and which grade applies?
Yes, the 24LC32AT-I/ST is AEC-Q100 qualified for Grade 3 (–40°C to +85°C), matching its industrial temperature rating. This qualification covers stress testing for automotive use cases including thermal cycling, humidity bias, and ESD-validating suitability for body electronics and infotainment subsystems.
What package type and footprint does the 24LC32AT-I/ST use, and is it lead-free?
The 24LC32AT-I/ST uses an 8-lead SOIC package (3.90 mm body width, 1.27 mm pitch) with JEDEC MS-012AC outline. It is RoHS-compliant and lead-free, with matte tin (Sn) termination. The land pattern requires 1.45 mm pad length, 0.45 mm pad width, and 4.40 mm center-to-center spacing between outer pads.
24LC32AT-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 32Kbit
- Memory Organization:
- 4K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
24LC32AT-I/ST FAQ
1.How can I place an order for 24LC32AT-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC32AT-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC32AT-I/ST reliable?
The price and inventory of 24LC32AT-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC32AT-I/ST is usually 5 days.
3.What payment methods are accepted for 24LC32AT-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC32AT-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC32AT-I/ST?
24LC32AT-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC32AT-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC32AT-I/ST?
For technical support, including 24LC32AT-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC32AT-I/ST requirements.
6.How does Aetrix verify that 24LC32AT-I/ST is sourced from the original manufacturer or authorized distributors?
All 24LC32AT-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC32AT-I/ST meets industry standards.
7.What is the process for return or replacement of 24LC32AT-I/ST?
All 24LC32AT-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 24LC32AT-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC32AT-I/ST part is unused and in its original packaging.
Return procedure for 24LC32AT-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC32AT-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
