Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 24LC64FT-E/ST

Name: 24LC64FT-E/ST
Brand: Microchip Technology
SKU: 24LC64FT-E/ST
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 24LC64FT-E/ST

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: 24LC64FT-E/ST.pdf

Description:: IC EEPROM 64KBIT I2C 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,334

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

24LC64FT-E/ST from Microchip Technology is a 64 Kbit I²C-compatible serial EEPROM organized as 8K × 8-bit, operating from 2.5V to 5.5V with 400 kHz max clock frequency, 1 μA standby current (I-temp), and hardware write-protect for upper 1/4 array (1800h–1FFFh). It supports page writes up to 32 bytes and is rated for automotive temperature range (−40°C to +125°C).

For engineers reviewing the 24LC64FT-E/ST datasheet, 24LC64FT-E/ST pinout, 24LC64FT-E/ST application, or 24LC64FT-E/ST equivalent, key selection criteria include its automotive-grade qualification, quarter-array hardware write-protection, 5-lead SOT-23 package footprint, and compatibility with standard I²C bus timing at 400 kHz under V_CC ≥ 2.5V.

Technical Context

The 24LC64FT-E/ST implements a two-wire I²C interface with Schmitt-trigger inputs on SDA/SCL for noise immunity and slope-controlled outputs to suppress ground bounce. Its internal address counter enables current-address, random, and sequential read modes, while the 32-byte page buffer supports efficient burst writes within physical page boundaries.

Write protection is implemented via the WP pin, which-when tied to V_CC-inhibits writes only to addresses 1800h–1FFFh; all other memory remains writable and readable. The device uses self-timed erase/write cycles with typical 5 ms page write time and supports acknowledge polling to detect write completion without fixed delays.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	64 Kbit (8K × 8-bit) nonvolatile storage with >200 years data retention
V_CC Range	2.5V to 5.5V - enables direct interfacing with 3.3V and 5V microcontrollers without level shifting
Max Clock Frequency	400 kHz at V_CC ≥ 2.5V - supports standard-mode I²C timing with 100 ns minimum SCL low time
Write Cycle Time	5 ms typical page write - determines minimum interval between successive write commands
Endurance	1,000,000 erase/write cycles - ensures long-term reliability in firmware update or logging applications
Temperature Range	−40°C to +125°C (Automotive E-grade) - qualified for under-hood and powertrain control modules
Write-Protect Scope	Hardware lock for upper 1/4 array (1800h–1FFFh) - protects critical calibration or security data from accidental overwrite

Pinout & Package

24LC64FT-E/ST is housed in a Pb-free, RoHS-compliant 5-lead SOT-23 package (3.0 mm × 1.7 mm × 1.3 mm), optimized for space-constrained automotive and portable electronics. Unlike 8-lead variants, it omits A0/A1/A2 address pins, fixing the I²C slave address to 1010000b (0x50) with R/W bit.

Pin/Terminal	Circuit Role	Design Meaning
1 (WP)	Write-Protect Input	Logic-high disables writes to upper 1/4 memory (1800h–1FFFh); no effect on reads or lower 3/4 array
2 (V_CC)	Power Supply	Accepts 2.5V–5.5V; powers internal logic and EEPROM array; requires local decoupling
3 (SCL)	Serial Clock Input	Open-drain compatible; master-generated clock synchronizes all I²C transfers; Schmitt-triggered
4 (V_SS)	Ground Reference	Return path for V_CC, SDA, SCL, and WP; must be low-impedance for noise immunity
5 (SDA)	Serial Data I/O	Bidirectional open-drain bus line; requires external pull-up resistor (2 kΩ typical for 400 kHz)

Key Features

Feature	Design Value
Schmitt-trigger inputs on SDA/SCL	Enables reliable operation in electrically noisy automotive environments with >50 ns spike suppression
Output slope control	Reduces ground bounce and EMI during signal transitions, easing PCB layout in mixed-signal systems
Page write buffer (32 bytes)	Minimizes I²C bus occupancy by allowing up to 32 bytes per write command, improving system throughput
Hardware write-protect (1/4 array)	Prevents corruption of critical configuration or calibration data without software intervention or firmware overhead
Automotive temperature grade (E)	Qualified per AEC-Q100 requirements for use in engine control units, body controllers, and ADAS sensors

Applications

Engine Control Unit (ECU) Calibration Storage	Automotive Body Control Module (BCM)
Use Scenario: Storing trim values, sensor offsets, and fuel map coefficients that must survive power loss and high-temperature operation. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with hardware write-lock to prevent field-update corruption during reset or brownout. Use Value: Ensures calibration integrity across 1M+ engine cycles and 15+ year vehicle lifetime without requiring backup battery or supercapacitor.	Use Scenario: Retaining door lock states, mirror position settings, and lighting profiles across ignition cycles in modern vehicles. IC Role / Device Role / Timing Role: Low-power I²C EEPROM interfaced directly to 3.3V BCM microcontroller for persistent user preference storage. Use Value: 1 μA standby current extends battery life during vehicle sleep mode; SOT-23 footprint saves board space in compact BCM assemblies.
Industrial Motor Drive Firmware Log	Medical Infusion Pump Configuration
Use Scenario: Recording fault codes, runtime hours, and thermal history in motor drives operating in harsh factory environments. IC Role / Device Role / Timing Role: Robust data logger with 125°C rating and 1M endurance, accessed via isolated I²C bus. Use Value: Survives continuous 85°C ambient + 40°C self-heating; page write capability enables efficient timestamped event logging.	Use Scenario: Storing drug library parameters, dose limits, and operator audit trails in battery-powered infusion pumps requiring regulatory compliance. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory with write-protected calibration zone for FDA 21 CFR Part 11 traceability. Use Value: Hardware-enforced write-lock on 1800h–1FFFh prevents unauthorized modification of safety-critical dosage tables.

Engine Control Unit (ECU) Calibration Storage

Automotive Body Control Module (BCM)

Use Scenario: Storing trim values, sensor offsets, and fuel map coefficients that must survive power loss and high-temperature operation.

IC Role / Device Role / Timing Role: Nonvolatile parameter storage with hardware write-lock to prevent field-update corruption during reset or brownout.

Use Value: Ensures calibration integrity across 1M+ engine cycles and 15+ year vehicle lifetime without requiring backup battery or supercapacitor.

Use Scenario: Retaining door lock states, mirror position settings, and lighting profiles across ignition cycles in modern vehicles.

IC Role / Device Role / Timing Role: Low-power I²C EEPROM interfaced directly to 3.3V BCM microcontroller for persistent user preference storage.

Use Value: 1 μA standby current extends battery life during vehicle sleep mode; SOT-23 footprint saves board space in compact BCM assemblies.

Industrial Motor Drive Firmware Log

Medical Infusion Pump Configuration

Use Scenario: Recording fault codes, runtime hours, and thermal history in motor drives operating in harsh factory environments.

IC Role / Device Role / Timing Role: Robust data logger with 125°C rating and 1M endurance, accessed via isolated I²C bus.

Use Value: Survives continuous 85°C ambient + 40°C self-heating; page write capability enables efficient timestamped event logging.

Use Scenario: Storing drug library parameters, dose limits, and operator audit trails in battery-powered infusion pumps requiring regulatory compliance.

IC Role / Device Role / Timing Role: Secure, tamper-resistant memory with write-protected calibration zone for FDA 21 CFR Part 11 traceability.

Use Value: Hardware-enforced write-lock on 1800h–1FFFh prevents unauthorized modification of safety-critical dosage tables.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
24LC64F-I/ST	Same 64 Kbit capacity and SOT-23 package, but rated for industrial (−40°C to +85°C) not automotive temperature range	Not qualified for under-hood or powertrain use; suitable for consumer or industrial control panels	Select when automotive qualification is unnecessary and cost optimization is prioritized
AT24C64D-SSH-T	64 Kbit I²C EEPROM in 5-lead SOT-23, AEC-Q100 Grade 2 (−40°C to +105°C), 1 MHz max clock, no hardware write-protect	Lacks quarter-array hardware lock; supports faster 1 MHz writes but requires software-based protection schemes	Choose when higher speed is critical and write protection can be managed in firmware

Compared with 24LC64F-I/ST, the 24LC64FT-E/ST adds automotive qualification and identical pinout; compared with AT24C64D-SSH-T, it trades 1 MHz speed for hardware write-protect and full −40°C to +125°C operation-making it optimal for safety-critical automotive memory where data integrity outweighs raw bandwidth.

Availability

24LC64FT-E/ST is available at Aetrix Electronics and suitable for automotive control modules, industrial motor drives, and medical device configuration storage requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.

Supply support for 24LC64FT-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.

The 24LC64F family was designed specifically for automotive and industrial applications demanding extended temperature operation, high endurance, and hardware-level data protection-addressing needs in engine management, body electronics, and safety-critical firmware storage.

FAQ

What is the I²C slave address of the 24LC64FT-E/ST?

The 24LC64FT-E/ST uses a fixed 7-bit I²C slave address of 0x50 (1010000b) because its SOT-23 package omits A0/A1/A2 address pins. This simplifies bus topology in single-device configurations but precludes cascading multiple 24LC64FT-E/ST units on the same I²C bus without external multiplexing.

Does the 24LC64FT-E/ST support 1 MHz I²C operation?

No, the 24LC64FT-E/ST supports up to 400 kHz I²C clock frequency at V_CC ≥ 2.5V. The 1 MHz capability is exclusive to the 24FC64F variant; using 24LC64FT-E/ST at higher frequencies violates AC timing specifications and may cause communication failures.

How does the hardware write-protect function on the 24LC64FT-E/ST?

When the WP pin of the 24LC64FT-E/ST is tied to V_CC, writes to memory addresses 1800h–1FFFh (upper 1/4 array) are inhibited; reads remain fully functional. Writes to addresses 0000h–17FFh proceed normally. WP state is sampled at the Stop bit of each write command.

What is the maximum page write size for the 24LC64FT-E/ST?

The 24LC64FT-E/ST supports a 32-byte page write buffer. Attempting to write more than 32 bytes before issuing a Stop condition causes the address pointer to wrap within the current page, overwriting earlier data. Page boundaries align to 32-byte intervals (e.g., 0000h–001Fh, 0020h–003Fh).

Is the 24LC64FT-E/ST pin-compatible with other 5-lead SOT-23 EEPROMs?

The 24LC64FT-E/ST shares the standard 5-lead SOT-23 pinout (WP, V_CC, SCL, V_SS, SDA) with many serial EEPROMs, but functional compatibility depends on voltage range, timing, and feature set. For example, AT24C64D-SSH-T uses identical pinout but lacks hardware write-protect and supports 1 MHz operation.

24LC64FT-E/ST Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 64Kbit

Memory Organization:: 8K x 8

Memory Interface:: I2C

Clock Frequency:: 400 kHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 900 ns

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

24LC64FT-E/ST FAQ

1.How can I place an order for 24LC64FT-E/ST through Aetrix?

Please submit a Request for Quotation (RFQ) for 24LC64FT-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 24LC64FT-E/ST reliable?

The price and inventory of 24LC64FT-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC64FT-E/ST is usually 5 days.

3.What payment methods are accepted for 24LC64FT-E/ST?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC64FT-E/ST transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 24LC64FT-E/ST?

24LC64FT-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 24LC64FT-E/ST order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 24LC64FT-E/ST?

For technical support, including 24LC64FT-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC64FT-E/ST requirements.

6.How does Aetrix verify that 24LC64FT-E/ST is sourced from the original manufacturer or authorized distributors?

All 24LC64FT-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC64FT-E/ST meets industry standards.

7.What is the process for return or replacement of 24LC64FT-E/ST?

All 24LC64FT-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 24LC64FT-E/ST, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 24LC64FT-E/ST part is unused and in its original packaging.

Return procedure for 24LC64FT-E/ST:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…