Microchip Technology 24LC65/SM
- Part No.:
- 24LC65/SM
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
24LC65/SM.pdf
- Description:
- IC EEPROM 64KBIT I2C 8SOIJ
- Quantity:
- Payment:

- Shipping:

Inventory:265
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
24LC65/SM from Microchip Technology Inc. is a 64 Kbit (8K × 8) I²C-compatible serial EEPROM with programmable high-endurance memory block, 64-byte input cache, and dual-speed I²C interface (100 kHz at 1.8–4.5 V, 400 kHz at 4.5–6.0 V). It operates from 2.5 V to 6.0 V, supports industrial temperature range (−40°C to +85°C), and is packaged in 8-pin SOIJ. It serves as nonvolatile data storage in embedded systems requiring frequent parameter updates, such as industrial sensor calibration tables.
For engineers reviewing the 24LC65/SM datasheet, 24LC65/SM pinout, 24LC65/SM application, or 24LC65/SM equivalent, key selection considerations include its 10 million-cycle high-endurance block, configurable security protection across up to 15 × 4K blocks, Schmitt-triggered noise-immune I²C interface, and 2 ms typical byte write cycle time - all critical for robust field-deployed firmware and configuration storage.
Technical Context
The 24LC65/SM implements a two-wire I²C slave interface with hardware-addressable device select pins (A0–A2), enabling up to eight devices on one bus. Its internal architecture includes a 64-byte FIFO page cache, dual endurance memory regions (10M cycles for 4K-bit high-endurance block; 1M cycles for remaining 60K bits), and programmable security logic that locks write access to user-defined 4K-block ranges.
It features integrated VCC monitoring for power-fail write protection, self-timed erase/write cycles, and slope-controlled outputs to suppress ground bounce. The SDA and SCL inputs incorporate Schmitt triggers and digital filtering (50 ns spike suppression), ensuring reliable operation in electrically noisy environments without external RC filtering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 64 Kbit (8K × 8), organized as 8,192 addressable bytes |
| VCC operating range | 2.5 V to 6.0 V - enables direct interface with 3.3 V and 5 V microcontrollers without level shifters |
| I²C speed modes | 100 kHz (1.8–4.5 V) and 400 kHz (4.5–6.0 V) - supports legacy and fast-mode timing compliance |
| Write endurance | 10,000,000 cycles for programmable 4K-bit high-endurance block; 1,000,000 cycles for remainder - extends field life of frequently updated calibration data |
| Page write buffer | 64-byte input cache - allows burst loading of up to 8 pages before initiating internal write, reducing host CPU overhead |
| Security granularity | Up to 15 contiguous 4K-bit blocks write-protected via one-time programmable configuration - prevents accidental or malicious firmware parameter corruption |
| Data retention | > 200 years at 25°C - ensures long-term reliability in unattended deployments |
Pinout & Package
24LC65/SM is housed in an 8-pin SOIJ (Small Outline Integrated Circuit, J-bend) surface-mount package, RoHS-compliant and Pb-free. Pin count and physical layout match industry-standard 8-pin SOIC but with gull-wing leads replaced by J-leads for improved moisture resistance and board-level reliability in humid environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0, A1, A2 | Device address inputs | User-configurable chip-select bits enabling up to eight 24LC65/SM devices on a single I²C bus; determine upper three bits of slave address (1010xxxR/W) |
| VSS | Ground reference | Primary return path for all internal circuitry; must be connected to system ground plane with low-impedance trace |
| SDA | Serial data I/O | Open-drain bidirectional line for address/data transfer; requires external pull-up resistor (2 kΩ for 400 kHz, 10 kΩ for 100 kHz) |
| SCL | Serial clock input | Master-generated clock synchronizing all I²C transactions; Schmitt-triggered and filtered for noise immunity |
| VCC | Power supply | Single-supply input (2.5–6.0 V); powers EEPROM core, interface logic, and charge pump for write operations |
| NC | No internal connection | Unbonded pin - must remain floating; no PCB trace or component connection required |
Key Features
| Feature | Design Value |
|---|---|
| Programmable high-endurance block | One 4K-bit region configurable for 10M write cycles - ideal for storing dynamic calibration coefficients or runtime counters |
| 64-byte write cache | FIFO buffer enabling full-page burst writes without host intervention - reduces I²C bus occupancy and improves throughput |
| Configurable security protection | One-time programmable lock for up to 15 × 4K blocks - prevents unauthorized modification of boot parameters or licensing keys |
| Noise-immune I²C interface | Schmitt-trigger inputs + 50 ns digital filtering on SDA/SCL - eliminates need for external RC filters in industrial EMI environments |
| Power-fail write protection | On-chip VCC monitor disables writes below safe threshold - guarantees data integrity during brownout or battery depletion |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
|
Use Scenario: Storing factory-calibrated offset/gain values and real-time compensation coefficients for pressure, temperature, and humidity sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed 10M-cycle endurance for the high-frequency update region, accessed via I²C during sensor initialization and periodic recalibration. Use Value: Eliminates need for external backup power or supercapacitors during recalibration; maintains accuracy over 10+ years of field operation without data loss. |
Use Scenario: Holding patient-specific therapy parameters, device serial number, and regulatory compliance flags in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for safety-critical settings; uses one-time programmable security to lock firmware version and calibration lockout bits. Use Value: Meets IEC 62304 Class B software requirements by preventing unauthorized parameter changes; retains data >200 years without refresh. |
| Automotive Body Control Module | Smart Energy Metering |
|
Use Scenario: Recording seat position memory, mirror angle presets, and lighting profiles in automotive BCMs across vehicle lifecycle. IC Role / Device Role / Timing Role: Low-power EEPROM interfacing directly with 5 V MCU I²C port; leverages 400 kHz mode for fast profile load during ignition-on sequence. Use Value: Operates reliably across −40°C to +85°C ambient; withstands 1M+ write cycles for daily user adjustments without degradation. |
Use Scenario: Storing tariff schedules, meter ID, phase calibration constants, and tamper-event logs in ANSI C12.20-compliant smart electricity meters. IC Role / Device Role / Timing Role: High-reliability data logger with dual endurance zones - 10M-cycle block stores infrequently changed tariff tables; standard block logs hourly consumption snapshots. Use Value: Supports 20-year meter lifetime with >100,000 log entries; Schmitt-triggered I²C ensures error-free communication in high-noise utility substations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C64D-SSHM-T (Microchip) | 64 Kbit I²C EEPROM; 1.7–5.5 V VCC; 1M-cycle endurance only; no high-endurance block or programmable security | Lacks ultra-high-endurance region and one-time security lock - suitable for static configuration storage only | Select when cost sensitivity outweighs need for field-updatable calibration data or security enforcement |
| BR24G64FJ-WE2 (ROHM) | 64 Kbit I²C EEPROM; 1.6–5.5 V; 1M-cycle endurance; built-in write protect pin (WP#); no cache or programmable security blocks | Hardware WP# enables simple global write disable; lacks per-block security and endurance differentiation | Choose for designs requiring simple hardware-level write protection without firmware-based security management |
Compared with AT24C64D-SSHM-T and BR24G64FJ-WE2, the 24LC65/SM uniquely delivers field-programmable high-endurance memory and granular security - making it the only option among the three capable of safely storing both frequently rewritten calibration data and immutable firmware parameters in a single device.
Availability
24LC65/SM is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, automotive body control modules, and smart energy metering requiring stable component supply across extended product lifecycles.
Supply support for 24LC65/SM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and nonvolatile memory solutions for embedded control applications.
The 24LC65/SM belongs to Microchip's "Smart Serial EEPROM" product line, designed specifically for systems needing differentiated endurance, on-the-fly security configuration, and noise-resilient I²C communication in harsh industrial and automotive environments.
FAQ
What is the maximum I²C clock frequency supported by the 24LC65/SM?
The 24LC65/SM supports 100 kHz I²C operation across its full 2.5–6.0 V VCC range, and 400 kHz fast-mode operation when VCC is between 4.5 V and 6.0 V. This dual-speed capability allows seamless integration with both legacy and modern microcontrollers without requiring external clock dividers or protocol translation.
Does the 24LC65/SM require external pull-up resistors on SDA and SCL lines?
Yes, the 24LC65/SM has open-drain SDA and SCL pins and requires external pull-up resistors. For 100 kHz operation, a 10 kΩ resistor to VCC is recommended; for 400 kHz, a 2 kΩ resistor ensures proper rise time compliance per I²C specification. The 24LC65/SM itself does not integrate internal pull-ups.
Can the high-endurance block of the 24LC65/SM be relocated after initial programming?
No - the location of the 10M-cycle high-endurance block in the 24LC65/SM is programmable only once, and cannot be changed after the security option has been set with a length greater than zero. If not explicitly programmed, the default high-endurance block starts at address 0x1E00 (upper 4K-bit region). This immutability ensures deterministic endurance behavior in certified applications.
How does the 24LC65/SM handle power loss during a write operation?
The 24LC65/SM incorporates on-chip VCC monitoring that automatically suspends write cycles if VCC drops below a safe threshold. Combined with write-cycle auto-termination upon Stop condition receipt, this prevents partial writes and data corruption. No external power-fail circuitry is needed for reliable operation of the 24LC65/SM in brownout conditions.
Is the 24LC65/SM pin-compatible with other 8-pin serial EEPROMs like the 24C02 or 24LC256?
No - while the 24LC65/SM shares the same 8-pin SOIJ footprint and basic I²C pinout (A0–A2, VSS, SDA, SCL, VCC, NC), its internal register map, security command protocol, and high-endurance block addressing differ fundamentally from smaller-density EEPROMs like the 24C02 or larger ones like the 24LC256. Direct substitution would require firmware rework to handle the unique configuration byte structure and cache management of the 24LC65/SM.
24LC65/SM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 6.0V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIJ
24LC65/SM FAQ
1.How can I place an order for 24LC65/SM through Aetrix?
Please submit a Request for Quotation (RFQ) for 24LC65/SM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 24LC65/SM reliable?
The price and inventory of 24LC65/SM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC65/SM is usually 5 days.
3.What payment methods are accepted for 24LC65/SM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC65/SM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 24LC65/SM?
24LC65/SM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 24LC65/SM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 24LC65/SM?
For technical support, including 24LC65/SM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC65/SM requirements.
6.How does Aetrix verify that 24LC65/SM is sourced from the original manufacturer or authorized distributors?
All 24LC65/SM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC65/SM meets industry standards.
7.What is the process for return or replacement of 24LC65/SM?
All 24LC65/SM units undergo pre-shipment inspection (PSI). If there is an issue with 24LC65/SM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 24LC65/SM part is unused and in its original packaging.
Return procedure for 24LC65/SM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
24LC65/SM Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

