Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 24LC65T/SM

Name: 24LC65T/SM
Brand: Microchip Technology
SKU: 24LC65T/SM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 24LC65T/SM

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.209", 5.30mm Width)

Datasheet:: 24LC65T/SM.pdf

Description:: IC EEPROM 64KBIT I2C 8SOIJ

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,834

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

24LC65T/SM from Microchip Technology Inc. is a 64 Kbit (8K × 8) I²C-compatible serial EEPROM with programmable high-endurance memory blocks, 64-byte input cache, and dual-speed I²C interface (100 kHz at 1.8–4.5 V, 400 kHz at 4.5–6.0 V). It features Schmitt-trigger inputs, output slope control, and block-level security for critical data protection in embedded systems.

For engineers reviewing the 24LC65T/SM datasheet, 24LC65T/SM pinout, 24LC65T/SM application, or 24LC65T/SM equivalent, key selection criteria include voltage range (2.5–6.0 V), endurance split (10M cycles for 4K-bit high-endurance block, 1M cycles for remainder), page write capability, and SOIJ-8 package compatibility with industrial temperature operation (–40°C to +85°C).

Technical Context

The 24LC65T/SM implements a two-wire I²C slave interface with programmable device addressing via A0–A2 pins, supporting up to eight devices on one bus. Its internal architecture includes an 8-page (64-byte) FIFO cache, address pointer auto-increment, and separate high-endurance and standard endurance memory regions mapped across a 13-bit address space (A12–A0).

It integrates V_DD monitoring for power-on/off data protection, self-timed erase/write cycles, and noise-suppressing input filters with Schmitt-trigger thresholds. Security configuration and high-endurance block location are set via dedicated control byte sequences with bit-defined command fields, not register writes.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	64 Kbit (8K × 8), organized as 8,192 bytes with 13-bit addressing
V_CC operating range	2.5 V to 6.0 V - enables direct interface with 3.3 V and 5 V microcontrollers without level shifting
I²C speed modes	100 kHz (V_CC ≥ 1.8 V) and 400 kHz (V_CC ≥ 4.5 V) - supports legacy and fast-mode timing compliance
Write endurance	10,000,000 cycles for configurable 4K-bit high-endurance block; 1,000,000 cycles for remaining 60K bits - enables frequent logging of volatile parameters
Page write buffer	64-byte input cache - allows burst loading of up to 8 pages before initiating internal write, reducing bus occupancy
Data retention	> 200 years at 25°C - ensures long-term reliability in unpowered storage applications
ESD protection	> 4000 V HBM - provides robustness against handling and board-level electrostatic discharge

Pinout & Package

24LC65T/SM is housed in an 8-pin SOIJ (Small Outline Integrated Circuit, J-bend) surface-mount package, RoHS-compliant and lead-free.

Pin/Terminal	Circuit Role	Design Meaning
A0	Chip select input	User-configurable device address bit; sets LSB of 3-bit hardware address (A2–A0) for multi-device bus topology
A1	Chip select input	Mid-bit of 3-bit hardware address; enables up to eight 24LC65T/SM devices on same I²C bus
A2	Chip select input	MSB of 3-bit hardware address; combined with A0/A1, defines unique slave address (1010xxxR/W)
VSS	Ground reference	Primary return path for all internal circuitry and I/O; must be low-impedance connection to system ground plane
SDA	Serial data I/O	Open-drain bidirectional line for address/data transfer; requires external pull-up resistor (2 kΩ for 400 kHz, 10 kΩ for 100 kHz)
SCL	Serial clock input	Master-generated clock synchronizing all I²C transactions; Schmitt-trigger input ensures noise immunity at both speed modes
VCC	Power supply	Single 2.5–6.0 V supply powering EEPROM core, logic, and HV generator; includes internal V_DD monitor for write inhibition during brown-out
NC	No internal connection	Unbonded pin; must remain floating - no PCB trace or component connection permitted

Key Features

Feature	Design Value
Relocatable 4K-bit high-endurance block	Configurable via command sequence to any 4K-aligned address; retains 10M E/W cycles even when overlapping security regions
Programmable block security	Up to 15 contiguous 4K blocks write-protected with one-time setup; prevents accidental overwrites of calibration or firmware data
64-byte input cache	Enables full-page (8-byte) or multi-page (up to 64-byte) burst writes without intermediate stop conditions, improving effective write throughput
Self-timed write cycles	Eliminates need for external timing control; internal cycle completes in ≤5 ms per page, verified by ACK polling
Industrial temperature range	Rated for –40°C to +85°C operation - validated for use in automotive body control modules and industrial PLCs
Low-power standby mode	Typical 1 μA current draw at 5.0 V with SCL/SDA high - reduces system quiescent power in battery-backed applications

Applications

Smart Meter Calibration Storage	Industrial Sensor Configuration
Use Scenario: Storing time-critical calibration coefficients and metering constants that require frequent updates during field deployment. IC Role / Device Role / Timing Role: Nonvolatile parameter store with high-endurance block assigned to calibration registers, accessed via I²C during startup or maintenance mode. Use Value: 10M-cycle endurance ensures >10 years of daily recalibration at 2,700 cycles/year without wear-out risk; 64-byte cache accelerates coefficient batch writes.	Use Scenario: Retaining sensor-specific compensation tables, linearization data, and factory-set thresholds in programmable logic controllers. IC Role / Device Role / Timing Role: Persistent configuration memory interfaced to MCU's I²C peripheral; accessed during sensor initialization and fault recovery. Use Value: Block-level security prevents unauthorized modification of safety-critical thresholds; industrial temp rating guarantees operation in enclosure environments up to 85°C.
Medical Device Usage Logs	Automotive Body Control Module
Use Scenario: Recording diagnostic events, usage timestamps, and operator actions in portable medical equipment with battery backup. IC Role / Device Role / Timing Role: Low-power event logger using standby current <1 μA; writes triggered by interrupt-driven MCU firmware. Use Value: >200-year data retention ensures lifetime validity of audit trails; Schmitt-trigger inputs reject EMI from nearby RF circuits during wireless transmission.	Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive comfort systems. IC Role / Device Role / Timing Role: Configurable memory node on vehicle chassis I²C bus; shares bus with other body electronics using A0–A2 addressing. Use Value: Dual-speed I²C (400 kHz at 5 V) enables fast profile loading during ignition; NC pin simplifies PCB layout in space-constrained door modules.

Smart Meter Calibration Storage

Industrial Sensor Configuration

Use Scenario: Storing time-critical calibration coefficients and metering constants that require frequent updates during field deployment.

IC Role / Device Role / Timing Role: Nonvolatile parameter store with high-endurance block assigned to calibration registers, accessed via I²C during startup or maintenance mode.

Use Value: 10M-cycle endurance ensures >10 years of daily recalibration at 2,700 cycles/year without wear-out risk; 64-byte cache accelerates coefficient batch writes.

Use Scenario: Retaining sensor-specific compensation tables, linearization data, and factory-set thresholds in programmable logic controllers.

IC Role / Device Role / Timing Role: Persistent configuration memory interfaced to MCU's I²C peripheral; accessed during sensor initialization and fault recovery.

Use Value: Block-level security prevents unauthorized modification of safety-critical thresholds; industrial temp rating guarantees operation in enclosure environments up to 85°C.

Medical Device Usage Logs

Automotive Body Control Module

Use Scenario: Recording diagnostic events, usage timestamps, and operator actions in portable medical equipment with battery backup.

IC Role / Device Role / Timing Role: Low-power event logger using standby current <1 μA; writes triggered by interrupt-driven MCU firmware.

Use Value: >200-year data retention ensures lifetime validity of audit trails; Schmitt-trigger inputs reject EMI from nearby RF circuits during wireless transmission.

Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive comfort systems.

IC Role / Device Role / Timing Role: Configurable memory node on vehicle chassis I²C bus; shares bus with other body electronics using A0–A2 addressing.

Use Value: Dual-speed I²C (400 kHz at 5 V) enables fast profile loading during ignition; NC pin simplifies PCB layout in space-constrained door modules.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
24AA65T/SM	Wider V_CC range (1.8–6.0 V); identical pinout, timing, and feature set except lower minimum voltage	Preferred for 1.8 V or 2.5 V systems where 24LC65T/SM is out-of-spec	Select 24AA65T/SM when operating below 2.5 V; otherwise 24LC65T/SM offers same functionality with tighter V_CC spec
AT24C64D-SSHM-T	64 Kbit I²C EEPROM with 1 MHz Fast-mode Plus support; no high-endurance block or programmable security	Lacks endurance partitioning and security features; suited for general-purpose storage without frequent writes	Choose AT24C64D-SSHM-T only if high-endurance and security are unnecessary and 1 MHz speed is required

Compared with 24LC65T/SM, the 24AA65T/SM extends low-voltage operation while preserving all advanced features, whereas the AT24C64D-SSHM-T trades programmable endurance and security for higher speed and broader vendor availability - making 24LC65T/SM optimal for applications requiring guaranteed 10M-cycle logging in industrial environments.

Availability

24LC65T/SM is available at Aetrix Electronics and suitable for smart meter calibration storage, industrial sensor configuration, medical device usage logs, and automotive body control module designs requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.

Supply support for 24LC65T/SM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and nonvolatile memory solutions for embedded control applications.

The 24LC65T/SM belongs to Microchip's "Smart Serial EEPROM" product line, designed specifically for systems requiring differentiated endurance, configurable security, and robust I²C communication in harsh industrial and automotive environments.

FAQ

What is the maximum I²C clock frequency supported by the 24LC65T/SM?

The 24LC65T/SM supports 100 kHz standard-mode I²C operation across its full 2.5–6.0 V V_CC range, and 400 kHz fast-mode operation when V_CC is 4.5–6.0 V. This dual-speed capability ensures compatibility with both legacy and performance-optimized microcontroller I²C peripherals without requiring external clock dividers or protocol translation.

Does the 24LC65T/SM have built-in write protection features?

Yes, the 24LC65T/SM includes programmable block-level write protection for up to 15 contiguous 4K-bit memory blocks. This security option is configured once via a dedicated I²C command sequence and prevents accidental writes to designated regions - ideal for safeguarding calibration data or firmware bootloaders stored in the EEPROM array.

How does the 64-byte input cache improve write efficiency in the 24LC65T/SM?

The 64-byte input cache in the 24LC65T/SM allows up to eight full 8-byte pages to be loaded into on-chip RAM before initiating the internal write cycle. This eliminates repeated Start/Stop overhead during multi-byte writes, enabling burst transfers at full I²C bus speed and reducing total transaction time by up to 70% compared to byte-by-byte writes.

Can the 24LC65T/SM operate reliably in industrial temperature environments?

Yes, the 24LC65T/SM is rated for industrial temperature operation from –40°C to +85°C and is qualified per Microchip's industrial-grade reliability standards. Its Schmitt-trigger inputs, filtered I²C lines, and internal V_DD monitor ensure stable read/write behavior across this full range - making it suitable for deployment in programmable logic controllers, motor drives, and factory automation equipment.

What package type is used for the 24LC65T/SM, and is it RoHS-compliant?

The 24LC65T/SM uses an 8-pin SOIJ (Small Outline Integrated Circuit, J-bend) surface-mount package and is fully RoHS-compliant and lead-free. The SOIJ footprint provides mechanical robustness and thermal performance suitable for reflow soldering in high-volume manufacturing, with the NC pin clearly defined to prevent incorrect PCB routing.

24LC65T/SM Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 64Kbit

Memory Organization:: 8K x 8

Memory Interface:: I2C

Clock Frequency:: 400 kHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 900 ns

Voltage - Supply:: 2.5V ~ 6.0V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIJ

24LC65T/SM FAQ

1.How can I place an order for 24LC65T/SM through Aetrix?

Please submit a Request for Quotation (RFQ) for 24LC65T/SM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 24LC65T/SM reliable?

The price and inventory of 24LC65T/SM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 24LC65T/SM is usually 5 days.

3.What payment methods are accepted for 24LC65T/SM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 24LC65T/SM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 24LC65T/SM?

24LC65T/SM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 24LC65T/SM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 24LC65T/SM?

For technical support, including 24LC65T/SM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 24LC65T/SM requirements.

6.How does Aetrix verify that 24LC65T/SM is sourced from the original manufacturer or authorized distributors?

All 24LC65T/SM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 24LC65T/SM meets industry standards.

7.What is the process for return or replacement of 24LC65T/SM?

All 24LC65T/SM units undergo pre-shipment inspection (PSI). If there is an issue with 24LC65T/SM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 24LC65T/SM part is unused and in its original packaging.

Return procedure for 24LC65T/SM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…