My Inquiry
My Account
Microchip Technology 25AA128-I/P
- Part No.:
- 25AA128-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
25AA128-I/P.pdf
- Description:
- IC EEPROM 128KBIT SPI 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:102
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25AA128-I/P from Microchip Technology Inc. is a 128 Kbit SPI Serial EEPROM with 16,384 × 8-bit organization, 64-byte page size, and industrial temperature range (−40°C to +85°C). It operates from 1.8V–5.5V, supports up to 10 MHz clock at 4.5–5.5V, and delivers 5 µA standby current - ideal for low-power embedded systems requiring nonvolatile parameter storage in microcontroller-based designs.
For engineers reviewing the 25AA128-I/P datasheet, 25AA128-I/P pinout, 25AA128-I/P application, or 25AA128-I/P equivalent, this page provides verified electrical specs, SPI timing constraints, write-protection behavior, HOLD functionality, and package-specific pin mapping for the 8-lead PDIP variant.
Technical Context
The 25AA128-I/P implements a standard SPI Mode 0,0 interface with separate SI (data-in) and SO (data-out) lines, CS-controlled selection, and hardware-assisted write protection via WPEN bit and WP pin. Its internal architecture includes a status register with WIP/WEL/BP0/BP1 bits, page latches, and high-voltage generation for EEPROM programming.
It supports byte and page writes (up to 64 bytes within one 64-byte boundary), self-timed internal write cycles (≤5 ms), sequential read with automatic address rollover, and HOLD pin suspension of ongoing transfers without sequence reset - all while maintaining SPI bus compatibility with PIC® and other MCU families.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8-bit), directly addressable via 16-bit SPI command addressing |
| Interface | SPI-compatible serial bus (Mode 0,0), requiring only CS, SCK, SI, SO, WP, HOLD, VCC, VSS |
| Max Clock Frequency | 10 MHz at VCC = 4.5–5.5V; reduces to 5 MHz at 2.5–4.5V and 3 MHz at 1.8–2.5V - constrains maximum data throughput |
| Write Cycle Time | ≤5 ms internal write time per page or byte; no external delay required after CS high assertion |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention - validated for long-life firmware parameter logging |
| VCC Range | 1.8V to 5.5V supply - enables direct interfacing with 1.8V, 3.3V, and 5V logic domains without level shifters |
| Temperature Range | Industrial grade: −40°C to +85°C - qualified for use in automotive control modules and industrial PLCs |
Pinout & Package
25AA128-I/P uses an 8-lead PDIP (Plastic Dual In-Line Package) with 300 mil body width. Pin 1 is marked by notch or dot; leads are straight, through-hole compatible, and RoHS-compliant.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | CS (Chip Select) | Active-low enable: pulls device out of standby; rising edge initiates internal write cycle after valid write sequence |
| 2 | SO (Serial Output) | Tri-state open-drain output: drives data on falling SCK edge during read; high-impedance when CS high or HOLD active |
| 3 | WP (Write-Protect) | Hardware lock: disables STATUS register writes when WP low and WPEN=1; configurable per Table 3-1 |
| 4 | VSS | Ground reference for all I/O and core logic; must be connected before VCC during power-up |
| 5 | SI (Serial Input) | Data/command input: latches instruction, address, and write data on rising SCK edge |
| 6 | SCK (Serial Clock) | Master-generated clock: synchronizes all SPI transfers; timing parameters defined in Table 1-2 |
| 7 | HOLD | Transfer suspend: tri-states SO/SI/SCK when pulled low during active CS; resumes from same bit position on release |
| 8 | VCC | Power supply: 1.8V–5.5V operation; internal regulation ensures stable EEPROM programming voltage |
Key Features
| Feature | Design Value |
|---|---|
| Block Write Protection | Configurable via BP0/BP1 bits to protect none, upper 1/4 (3000h–3FFFh), upper 1/2 (2000h–3FFFh), or full array (0000h–3FFFh) |
| Hardware Write-Protect Enable | WPEN bit in STATUS register controls whether WP pin actively blocks STATUS register writes - allows safe field deployment with grounded WP |
| Low-Power Standby | 5 µA max ICCS at 125°C ensures minimal battery drain in always-on sensor nodes or backup power applications |
| HOLD Functionality | Enables interrupt servicing without losing SPI context: host can pause transfer mid-sequence and resume bit-exactly |
| Power-On Data Protection | Write enable latch resets at power-up; WREN instruction required before any write - prevents spurious writes during brownout |
Applications
| Industrial Sensor Calibration Storage | Automotive ECU Configuration |
|---|---|
|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and runtime compensation tables in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via SPI during boot or recalibration; supports sequential reads and infrequent page writes. Use Value: Enables field-upgradable calibration without firmware change; 1M endurance supports lifetime recalibration cycles in harsh environments. |
Use Scenario: Holding vehicle-specific settings (e.g., transmission shift maps, lighting profiles) in body control modules. IC Role / Device Role / Timing Role: SPI-connected parameter store with hardware write protection to prevent corruption during ignition cycling or CAN bus noise events. Use Value: WP pin + WPEN bit ensures critical settings survive ESD transients and power glitches - AEC-Q100 qualified for automotive use. |
| Medical Device Parameter Logging | Smart Meter Firmware Patch Storage |
|
Use Scenario: Recording operational logs (e.g., dose counters, error timestamps) in portable diagnostic equipment with limited battery life. IC Role / Device Role / Timing Role: Low-power EEPROM used for timestamped event storage; leverages 5 µA standby current and 1.8V operation. Use Value: Extends battery life over 5+ years; >200-year data retention guarantees log integrity across product lifecycle. |
Use Scenario: Storing signed firmware patches in utility meters for secure over-the-air updates without flash wear-out. IC Role / Device Role / Timing Role: Secure, page-write-capable nonvolatile memory holding encrypted update payloads prior to MCU validation and execution. Use Value: 64-byte page writes minimize update latency; block protection prevents accidental overwrite of active patch region. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25LC128-I/P | Requires minimum 2.5V VCC; lacks 1.8V operation; otherwise identical pinout, timing, and feature set | Not suitable for 1.8V-only systems; acceptable where 3.3V/5V supply is guaranteed | Select 25LC128-I/P only if system VCC ≥2.5V and 1.8V compatibility is unnecessary |
| AT25DF041A-SSH-T | Quad SPI interface, 4 Mbit density, 3.3V-only supply; no HOLD or WP pins; different command set | Higher bandwidth but requires SPI controller with quad mode support; no hardware write protection | Choose only when migrating to higher-density, faster-read applications and redesigning firmware for new command protocol |
Compared with 25AA128-I/P, 25LC128-I/P offers identical functionality at higher minimum voltage, while AT25DF041A-SSH-T trades hardware safety features for density and speed - making 25AA128-I/P optimal for cost-sensitive, low-voltage, safety-critical embedded storage.
Availability
25AA128-I/P is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive ECU configuration, medical device logging, and smart meter firmware patch storage requiring stable component supply across extended production lifecycles.
Supply support for 25AA128-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25AA128-I/P belongs to Microchip's legacy SPI EEPROM product line, designed specifically for reliable, low-power, pin-compatible nonvolatile storage in resource-constrained embedded systems.
FAQ
What is the operating voltage range of the 25AA128-I/P?
The 25AA128-I/P operates from 1.8V to 5.5V, enabling direct integration into both 1.8V logic systems and legacy 5V designs without level-shifting circuitry. This wide VCC range is confirmed in the Device Selection Table and DC Characteristics section of DS20001831F, with specified performance across the full span including 5 µA standby current at 5.5V and 125°C.
Does the 25AA128-I/P support page writes, and what is the page size?
Yes, the 25AA128-I/P supports page writes with a fixed 64-byte page size. Up to 64 bytes can be written in a single transaction provided they reside entirely within one physical page boundary (e.g., addresses 0000h–003Fh). Crossing page boundaries causes wraparound - a constraint explicitly documented in Section 3.3 and Figure 3-3 of DS20001831F.
How does the HOLD pin function on the 25AA128-I/P?
The HOLD pin on the 25AA128-I/P suspends ongoing SPI communication without resetting the sequence: when pulled low during an active CS cycle, SI/SO/SCK enter high-impedance state and all inputs except CS are ignored. Resuming requires bringing HOLD high while SCK is low - behavior fully detailed in Section 2.6 and Figure 1-1 of DS20001831F.
Is the 25AA128-I/P AEC-Q100 qualified?
Yes, the 25AA128-I/P is AEC-Q100 qualified for automotive applications, as stated in the "Features" section of DS20001831F. This qualification covers the industrial temperature grade (−40°C to +85°C) and confirms reliability under automotive stress conditions including thermal cycling, humidity, and ESD (>4 kV).
What packages are available for the 25AA128-I/P, and what does the 'P' suffix indicate?
The 'P' suffix in 25AA128-I/P denotes the 8-lead PDIP (Plastic Dual In-Line Package) variant, confirmed in the Device Selection Table and Package Marking Information (Section 4.1) of DS20001831F. Other available packages include SOIC (SN), TSSOP (ST), DFN (MF), and SOIJ (SM), all sharing identical electrical functionality and pinout mapping per Table 2-1.
25AA128-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
25AA128-I/P FAQ
1.How can I place an order for 25AA128-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 25AA128-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25AA128-I/P reliable?
The price and inventory of 25AA128-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25AA128-I/P is usually 5 days.
3.What payment methods are accepted for 25AA128-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25AA128-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25AA128-I/P?
25AA128-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25AA128-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25AA128-I/P?
For technical support, including 25AA128-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25AA128-I/P requirements.
6.How does Aetrix verify that 25AA128-I/P is sourced from the original manufacturer or authorized distributors?
All 25AA128-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25AA128-I/P meets industry standards.
7.What is the process for return or replacement of 25AA128-I/P?
All 25AA128-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 25AA128-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25AA128-I/P part is unused and in its original packaging.
Return procedure for 25AA128-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25AA128-I/P Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
