Microchip Technology 25C320-E/P
- Part No.:
- 25C320-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
25C320-E/P.pdf
- Description:
- IC EEPROM 32KBIT SPI 3MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,209
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25C320-E/P from Microchip Technology Inc. is a 32 Kbit SPI serial EEPROM IC designed for nonvolatile data storage in embedded control systems. It features 4096 × 8-bit organization, 3 MHz max clock frequency at 4.5–5.5 V, 5 ms max write cycle time, and industrial/automotive temperature support (−40°C to +125°C). It is used in firmware parameter storage for programmable power supplies.
For engineers reviewing the 25C320-E/P datasheet, 25C320-E/P pinout, 25C320-E/P application, or 25C320-E/P equivalent, key selection criteria include VCC range (4.5–5.5 V), automotive-grade temperature operation, page-write capability (32-byte pages), hardware write protection via WP pin, and SPI interface timing compliance with Mode 0,0 and Mode 1,1.
Technical Context
The 25C320-E/P implements a standard SPI-compatible serial bus with separate SI (data in), SO (data out), SCK (clock), CS (chip select), HOLD (suspend), and WP (write-protect) signals. Its internal architecture includes an 8-bit instruction register, STATUS register with WIP/WEL/BP0/BP1 bits, and high-voltage generator for EEPROM programming.
It supports sequential read, byte/page write, and status register access. Write operations require explicit WREN instruction and CS high-to-low transition to initiate self-timed erase-and-write cycles. Block protection is configurable via BP0/BP1 bits to lock 0%, 25%, 50%, or 100% of the 4096-byte array.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 32 Kbit (4096 × 8-bit), enabling storage of calibration tables or device configuration data |
| Interface | SPI-compatible serial bus (Mode 0,0 and Mode 1,1), compatible with PIC, AVR, ARM, and other MCU SPI peripherals |
| Max clock frequency | 3 MHz at VCC = 4.5–5.5 V, supporting fast read/write in 5 V systems without timing margin violation |
| Write cycle time | 5 ms maximum internal write time per page, defining minimum delay between successive write commands |
| Endurance | 1 million erase/write cycles, suitable for applications requiring frequent parameter updates (e.g., energy meter tariff logs) |
| Data retention | Greater than 200 years at +25°C, ensuring long-term reliability in unpowered storage scenarios |
| Operating temperature | −40°C to +125°C (Automotive grade E), validated for under-hood or industrial control cabinet deployment |
Pinout & Package
25C320-E/P is supplied in an 8-pin Plastic DIP (300 mil) package with through-hole mounting. Pin 1 is CS (Chip Select), pin 2 is SO (Serial Output), pin 3 is WP (Write-Protect), pin 4 is VSS (Ground), pin 5 is SI (Serial Input), pin 6 is SCK (Serial Clock), pin 7 is HOLD (Hold Input), and pin 8 is VCC (Supply Voltage).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select input | Active-low enable signal; deselecting places SO in high-impedance state for multi-device SPI bus sharing |
| SO (Pin 2) | Serial data output | Drives read data on falling edge of SCK; tri-stated when CS is high or HOLD is low |
| WP (Pin 3) | Hardware write-protect control | When WPEN bit is set and WP = low, nonvolatile STATUS register writes are blocked-prevents accidental configuration corruption |
| VSS (Pin 4) | Ground reference | Primary return path for all I/O and core logic; must be low-impedance connection to system ground plane |
| SI (Pin 5) | Serial data input | Latches instructions, addresses, and write data on rising edge of SCK; accepts MSB-first SPI framing |
| SCK (Pin 6) | Serial clock input | Synchronizes all SPI transactions; rising edge clocks SI, falling edge updates SO |
| HOLD (Pin 7) | Communication suspend control | Halts ongoing SPI sequence without reset; allows host MCU to service higher-priority interrupts then resume mid-transaction |
| VCC (Pin 8) | Supply voltage | 4.5–5.5 V nominal operation; internal regulation enables stable EEPROM programming across full VCC range |
Key Features
| Feature | Design Value |
|---|---|
| Block write protection | Configurable via STATUS register BP0/BP1 bits to protect 0%, 25%, 50%, or 100% of memory-enables secure boot code partitioning |
| Hardware write protection | WP pin + WPEN bit combination prevents unintended STATUS register modification-even during brown-out or noise events |
| Self-timed write cycles | No external timing components required; internal HV generator manages erase/write sequencing-simplifies PCB layout and firmware design |
| HOLD function | Pauses active SPI transfers without losing address pointer state-enables deterministic interrupt latency in real-time control loops |
| Low standby current | 500 nA typical at VCC = 5.5 V-critical for battery-backed systems where EEPROM must remain powered indefinitely |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module (BCM) |
|---|---|
Use Scenario: Storing user-defined I/O mapping, PID tuning parameters, and alarm thresholds in modular PLC backplanes. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via SPI during boot and runtime reconfiguration. Use Value: Enables field-upgradable logic behavior without firmware reflashing; 1M endurance supports daily parameter logging over 10+ years. | Use Scenario: Retaining door lock settings, mirror position memory, and lighting profiles across ignition cycles in BCM ECUs. IC Role / Device Role / Timing Role: Automotive-grade (−40°C to +125°C) persistent storage for user preferences and diagnostic event logs. Use Value: Guaranteed data integrity during engine start-stop transients and thermal cycling; WP pin prevents corruption during CAN bus noise bursts. |
| Medical Infusion Pump Calibration | Smart Energy Meter Firmware Parameters |
Use Scenario: Holding flow rate calibration coefficients, sensor offset values, and safety limit tables in Class II medical devices. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage with hardware write-protection enabled during normal operation. Use Value: Meets IEC 62304 traceability requirements; BP1/BP0 bits lock critical calibration data while allowing field-serviceable operational logs. | Use Scenario: Storing tariff schedules, demand response thresholds, and metering calibration constants in ANSI C12.22-compliant meters. IC Role / Device Role / Timing Role: High-reliability data logger with >200-year retention-ensures billing accuracy across product lifetime. Use Value: Eliminates need for battery-backed SRAM; 5 ms write time aligns with 1-second metering interrupt intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA320-I/P | 1.8–5.5 V VCC range; 1 MHz max clock; −40°C to +85°C temp range | Lower voltage operation enables direct interface with 1.8 V/3.3 V MCUs; not qualified for automotive ambient temperatures | Select for cost-sensitive industrial designs where extended temperature is unnecessary and lower VCC simplifies power architecture |
| 25LC320-E/P | 2.5–5.5 V VCC range; 2 MHz max clock; same −40°C to +125°C rating | Broader VCC range improves compatibility with mixed-voltage systems; reduced clock speed limits throughput in high-bandwidth logging | Choose when system operates down to 2.5 V (e.g., battery-depleted states) but does not require 3 MHz performance |
Compared with 25AA320-I/P and 25LC320-E/P, the 25C320-E/P delivers highest SPI throughput (3 MHz) and strictest 4.5–5.5 V supply constraint-making it optimal for legacy 5 V automotive modules where timing margin and noise immunity are prioritized over voltage flexibility.
Availability
25C320-E/P is available at Aetrix Electronics and suitable for industrial PLC configuration storage, automotive body control modules, medical infusion pump calibration, and smart energy meter firmware parameters requiring stable component supply and long-term lifecycle support.
Supply support for 25C320-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25C320 belongs to Microchip's legacy 25XX320 serial EEPROM product line, engineered for robust, low-power nonvolatile storage in 5 V embedded systems requiring automotive-grade reliability and SPI simplicity.
FAQ
What is the maximum clock frequency supported by the 25C320-E/P?
The 25C320-E/P supports a maximum clock frequency of 3 MHz when operated within its specified VCC range of 4.5 V to 5.5 V. This value is confirmed in the Device Selection Table and AC Characteristics section of the DS21227F datasheet. Operation above 3 MHz may result in timing violations and unreliable communication. The 25C320-E/P must not be used at 3 MHz outside this VCC window-the 25LC320-E/P variant supports only 2 MHz, and the 25AA320-I/P supports 1 MHz.
Does the 25C320-E/P support hardware write protection?
Yes, the 25C320-E/P supports hardware write protection using the WP (Write-Protect) pin in conjunction with the WPEN bit in the STATUS register. When WPEN = 1 and WP = low, writes to nonvolatile STATUS register bits are disabled-preventing accidental corruption of block protection settings. This feature is explicitly documented in Section 2.3 and Table 3-3 of the DS21227F datasheet. The 25C320-E/P implements this functionality identically to the 25AA320 and 25LC320 variants.
What package type is used for the 25C320-E/P?
The 25C320-E/P uses an 8-pin Plastic DIP (PDIP) package with 300 mil body width, as indicated by the "P" suffix in the part number per Microchip's Product Identification System (DS21227F, page 23). Pin 1 is CS, pin 4 is VSS, and pin 8 is VCC. This through-hole package is suitable for prototyping, legacy board upgrades, and applications requiring mechanical robustness. It is distinct from SOIC (SN), TSSOP (ST), and 14-lead TSSOP (ST14) variants.
How many bytes can be written in a single page write operation for the 25C320-E/P?
The 25C320-E/P supports up to 32 bytes per page write operation, as defined by its 32-byte page size. Writes crossing page boundaries will wrap to the start of the same page, overwriting previously written data. This constraint is enforced in hardware and documented in Section 3.3 (Write Sequence) of DS21227F. To avoid data loss, firmware must ensure all bytes in a page write reside within the same 32-byte aligned boundary (e.g., addresses 0x000–0x01F, 0x020–0x03F).
What is the endurance rating of the 25C320-E/P?
The 25C320-E/P has an endurance rating of 1 million erase/write cycles per memory location, as specified in Table 1-2 (AC Characteristics, Note 2) and confirmed in the Revision History (DS21227F, page 19). This value applies across the full operating temperature range (−40°C to +125°C) and is based on characterization-not 100% tested-but established per Microchip's Total Endurance™ Model. It exceeds the 100K-cycle rating of earlier revisions.
25C320-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 32Kbit
- Memory Organization:
- 4K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
25C320-E/P FAQ
1.How can I place an order for 25C320-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 25C320-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25C320-E/P reliable?
The price and inventory of 25C320-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25C320-E/P is usually 5 days.
3.What payment methods are accepted for 25C320-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25C320-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25C320-E/P?
25C320-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25C320-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25C320-E/P?
For technical support, including 25C320-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25C320-E/P requirements.
6.How does Aetrix verify that 25C320-E/P is sourced from the original manufacturer or authorized distributors?
All 25C320-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25C320-E/P meets industry standards.
7.What is the process for return or replacement of 25C320-E/P?
All 25C320-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 25C320-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25C320-E/P part is unused and in its original packaging.
Return procedure for 25C320-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25C320-E/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

