Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 25CSM04-I/MF

Name: 25CSM04-I/MF
Brand: Microchip Technology
SKU: 25CSM04-I/MF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 25CSM04-I/MF

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-WDFN Exposed Pad

Datasheet:: 25CSM04-I/MF.pdf

Description:: IC EEPROM 4MBIT SPI 8MHZ 8WDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,578

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

25CSM04-I/MF from Microchip Technology Inc. is a 4-Mbit SPI Serial EEPROM with integrated security register, ECC logic, and dual-mode write protection. It features 524,288 × 8-bit organization, 256-byte page size, 8 MHz max clock (VCC ≥ 3.0V), 2.5–5.5V supply range, and industrial temperature rating (–40°C to +85°C). It serves as nonvolatile configuration storage in embedded controllers requiring tamper-resistant identity and field-updatable firmware parameters.

For engineers reviewing the 25CSM04-I/MF datasheet, 25CSM04-I/MF pinout, 25CSM04-I/MF application, or 25CSM04-I/MF equivalent, key selection criteria include SPI Mode 0/3 compatibility, 128-bit factory-unique serial number, user-lockable 256-byte ID page, JEDEC-compliant Manufacturer ID read capability, and configurable memory partitioning with hardware/software write protection granularity.

Technical Context

The 25CSM04-I/MF implements a dual-register architecture: a 4-Mbit main EEPROM array and a 4-Kbit Security register split into factory-programmed 128-bit serial number (read-only) and 256-byte user-programmable lockable ID page. Its STATUS register controls both Legacy (BP[1:0] bits) and Enhanced (WPM bit) write protection modes, with Memory Partition Registers (MPR0–MPR7) enabling eight independent software- or WP-pin-controlled protection zones.

ECC logic corrects up to one bit error per four-byte read and reports correction status via the ECS bit in the STATUS register. The device supports JEDEC-standard SPI Manufacturer ID (9Fh opcode) and includes a Software Device Reset (7Ch) instruction, while HOLD functionality pauses communication without resetting internal state-critical for interrupt-driven host systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	4 Mbit (524,288 × 8), organized in 2,048 pages of 256 bytes - enables efficient block writes and reduces command overhead in firmware update routines.
Supply Voltage	2.5V to 5.5V - supports direct interface with 3.3V and 5V microcontrollers without level-shifting.
Max Clock Frequency	8 MHz at VCC ≥ 3.0V; 5 MHz at VCC ≥ 2.5V - determines maximum sustained read/write throughput (e.g., ~2 MB/s burst read at 8 MHz).
Write Cycle Time	≤5 ms self-timed - eliminates need for external timing control; busy polling via RDY/BUSY bit required before next command.
Data Retention	>100 years at 55°C - ensures long-term reliability in unattended industrial deployments.
Endurance	1,000,000 erase/write cycles - validated for applications requiring frequent parameter logging or calibration updates.
ESD Protection	>4 kV HBM - meets IEC 61000-4-2 Level 2 requirements for robustness in manufacturing and field environments.

Pinout & Package

25CSM04-I/MF is supplied in an 8-lead SOIC package (M suffix), with pin 1 marked by notch or dot. This surface-mount package measures 4.9 mm × 3.9 mm × 1.75 mm and supports reflow soldering per IPC/JEDEC J-STD-020.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select Input	Active-low enable signal; must transition high-to-low to initiate any SPI sequence and low-to-high to terminate - controls device standby entry/exit and SO high-impedance state.
SO	Serial Data Output	Master-out data line; outputs MSB-first on falling edge of SCK; enters high-Z when CS is high or HOLD is asserted - prevents bus contention during multi-device SPI sharing.
WP	Write-Protect Pin	Hardware-enables write protection for STATUS register and memory partitions when WPEN=1 - allows system-level lockdown without firmware intervention.
VSS	Ground	Reference node for all digital and analog circuitry; requires low-impedance connection to PCB ground plane to maintain noise immunity and ECC integrity.
SI	Serial Data Input	Master-in data line; latches MSB-first on rising edge of SCK - accepts opcodes, addresses, and payload data for READ, WRITE, WRSR, and other instructions.
SCK	Serial Clock Input	Asynchronous clock input; defines timing for SI sampling (rising edge) and SO output (falling edge); supports SPI Modes 0 and 3 only.
HOLD	Hold Input	Pauses ongoing SPI transfer without resetting internal state; active-low; requires assertion during SCK low phase to enter hold - enables host CPU to service higher-priority interrupts.
VCC	Supply Voltage	Power rail for core logic and memory array; requires local 100 nF ceramic decoupling within 5 mm to suppress switching noise affecting ECC and write reliability.

Key Features

Feature	Design Value
Factory-Preprogrammed 128-bit Serial Number	Unique across entire CS-series EEPROMs - eliminates manufacturing serialization steps and enables secure device binding in IoT edge nodes.
User-Programmable Lockable ID Page (256 bytes)	Irreversibly lockable via LOCK instruction - stores cryptographic keys or calibration data that must survive field updates without risk of overwrite.
Built-in ECC Logic with Status Reporting	Corrects single-bit errors per 4-byte read and sets ECS bit in STATUS register - ensures data integrity in electrically noisy industrial environments without host-side error handling.
Dual Write Protection Modes	Legacy (quarter/half/full array block protect) and Enhanced (eight independently configurable memory partitions) - provides flexible security policy enforcement from boot loader to application layer.
JEDEC SPI Manufacturer ID Support (9Fh)	Returns standardized 5-byte ID including Microchip's JEDEC Manufacturer ID (0x00) - enables automatic device identification and BOM validation during system startup or field diagnostics.

Applications

Industrial PLC Configuration Storage	Medical Device Calibration Data Vault
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and safety thresholds in programmable logic controllers deployed in factory automation lines. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed data retention over 10+ years and ECC-protected reads during runtime diagnostics. Use Value: Prevents configuration loss during power interruption and enables traceable calibration history via unique 128-bit serial number tied to device firmware version logs.	Use Scenario: Securing sensor offset/gain coefficients and regulatory compliance metadata in portable diagnostic equipment subject to FDA 21 CFR Part 11 audit requirements. IC Role / Device Role / Timing Role: Tamper-evident identity and calibration vault using lockable ID page and freezeable memory partition registers. Use Value: Meets data integrity mandates by combining permanent write-lock capability with ECC-corrected reads, eliminating need for redundant checksum storage.
Smart Energy Meter Firmware Parameter Bank	Automotive Body Control Module (BCM) Variant Configuration
Use Scenario: Holding tariff schedules, metering constants, and communication protocol settings in ANSI C12.22-compliant smart meters operating across wide temperature ranges. IC Role / Device Role / Timing Role: Industrial-grade EEPROM interfacing directly with 3.3V MCU SPI peripheral; supports legacy and enhanced write protection for field firmware updates. Use Value: Enables secure over-the-air (OTA) parameter updates via WP-pin-controlled partition locking - prevents accidental corruption of critical billing parameters during update sequences.	Use Scenario: Storing vehicle-specific configuration bits (e.g., mirror fold-on-lock, seat position presets) in BCMs where ECU variants share common hardware. IC Role / Device Role / Timing Role: Variant differentiation storage with factory-programmed serial number used for VIN-matching and anti-cloning in CAN gateway authentication flows. Use Value: Leverages globally unique 128-bit serial number to bind configuration data to physical hardware, preventing unauthorized module swaps in warranty-sensitive applications.

Industrial PLC Configuration Storage

Medical Device Calibration Data Vault

Use Scenario: Storing I/O mapping tables, PID tuning parameters, and safety thresholds in programmable logic controllers deployed in factory automation lines.

IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed data retention over 10+ years and ECC-protected reads during runtime diagnostics.

Use Value: Prevents configuration loss during power interruption and enables traceable calibration history via unique 128-bit serial number tied to device firmware version logs.

Use Scenario: Securing sensor offset/gain coefficients and regulatory compliance metadata in portable diagnostic equipment subject to FDA 21 CFR Part 11 audit requirements.

IC Role / Device Role / Timing Role: Tamper-evident identity and calibration vault using lockable ID page and freezeable memory partition registers.

Use Value: Meets data integrity mandates by combining permanent write-lock capability with ECC-corrected reads, eliminating need for redundant checksum storage.

Smart Energy Meter Firmware Parameter Bank

Automotive Body Control Module (BCM) Variant Configuration

Use Scenario: Holding tariff schedules, metering constants, and communication protocol settings in ANSI C12.22-compliant smart meters operating across wide temperature ranges.

IC Role / Device Role / Timing Role: Industrial-grade EEPROM interfacing directly with 3.3V MCU SPI peripheral; supports legacy and enhanced write protection for field firmware updates.

Use Value: Enables secure over-the-air (OTA) parameter updates via WP-pin-controlled partition locking - prevents accidental corruption of critical billing parameters during update sequences.

Use Scenario: Storing vehicle-specific configuration bits (e.g., mirror fold-on-lock, seat position presets) in BCMs where ECU variants share common hardware.

IC Role / Device Role / Timing Role: Variant differentiation storage with factory-programmed serial number used for VIN-matching and anti-cloning in CAN gateway authentication flows.

Use Value: Leverages globally unique 128-bit serial number to bind configuration data to physical hardware, preventing unauthorized module swaps in warranty-sensitive applications.

Equivalent & Alternatives

The following parts are listed as comparable options for similar Serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF041A-MAU-T (Microchip)	4-Mbit SPI Flash with sector erase; no built-in ECC or security register; supports DTR mode; 100k endurance.	Optimized for code storage with execute-in-place (XIP) capability; lacks factory-unique ID and lockable ID page.	Select when firmware image storage dominates over secure parameter storage; avoid when ECC or hardware-locked identity is required.
25AA040AT-I/OT (Microchip)	4-Kbit SPI EEPROM; same SOIC-8 package; no security register, ECC, or enhanced write protection; 1M endurance; 10ms write cycle.	Cost-optimized for simple configuration storage; insufficient capacity for multi-parameter systems or ID storage.	Choose only for space-constrained designs needing basic NV storage without security or ECC - not a functional substitute for 25CSM04-I/MF.

Compared with AT25DF041A-MAU-T and 25AA040AT-I/OT, the 25CSM04-I/MF uniquely delivers factory-unique 128-bit identity, user-lockable 256-byte ID page, on-die ECC with status reporting, and eight-zone memory partitioning - making it the only option among the three suitable for secure, high-integrity parameter storage in regulated industrial and medical systems.

Availability

25CSM04-I/MF is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostic devices, smart energy meters, and automotive body control modules requiring stable component supply across extended product lifecycles.

Supply support for 25CSM04-I/MF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and memory solutions for embedded control applications.

The 25CSM04-I/MF belongs to Microchip's CS-series Serial EEPROM family, designed specifically for systems demanding secure, reliable, and field-upgradable nonvolatile storage with hardware-enforced data integrity and identity assurance.

FAQ

What is the function of the HOLD pin on the 25CSM04-I/MF?

The HOLD pin on the 25CSM04-I/MF pauses ongoing SPI communication without resetting internal state or aborting an active write cycle. When asserted during SCK low time, it places SO in high-impedance and ignores SI/SCK transitions, allowing the host MCU to service higher-priority interrupts. The 25CSM04-I/MF resumes exactly where it left off upon HOLD deassertion - a critical feature for real-time deterministic systems.

How does the 25CSM04-I/MF implement Error Correction Code (ECC)?

The 25CSM04-I/MF applies ECC logic that detects and corrects up to one bit error per four-byte read from the main memory array. Correction status is reported via the ECS (Error Correction State) bit in the STATUS register. This hardware-level ECC operates transparently - no host firmware intervention is needed - and significantly improves data reliability in electrically noisy environments where soft errors may occur.

Can the 128-bit serial number in the 25CSM04-I/MF be overwritten or modified?

No, the 128-bit serial number in the 25CSM04-I/MF is factory-programmed, read-only, and globally unique across the entire CS-series EEPROM family. It resides in the first 16 bytes of the Security register and cannot be altered, erased, or reprogrammed by any instruction - including WREX or LOCK. This ensures permanent, tamper-proof device identity for secure boot, licensing, or regulatory traceability in the 25CSM04-I/MF.

What is the difference between Legacy and Enhanced Write Protection modes on the 25CSM04-I/MF?

Legacy Write Protection uses BP[1:0] bits in the STATUS register to protect quarter, half, or full memory array - coarse-grained and hardware-pin dependent. Enhanced Write Protection uses eight Memory Partition Registers (MPR0–MPR7) to define up to eight independent zones with configurable protection behavior (unprotected, software-locked, WP-pin locked, or permanently frozen). The 25CSM04-I/MF selects mode via the WPM bit; both are mutually exclusive and can be made permanent using FRZR.

Does the 25CSM04-I/MF support standard SPI Mode 0 and Mode 3 only?

Yes, the 25CSM04-I/MF explicitly supports only SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), as confirmed in Section 4.1 of the datasheet. In both modes, data is latched on the rising edge of SCK and output on the falling edge. The device does not support Mode 1 or Mode 2 - attempting to use them will result in communication failure. This constraint applies to all operational states of the 25CSM04-I/MF.

25CSM04-I/MF Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: 25CS

Package/Case:: 8-WDFN Exposed Pad

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 4Mbit

Memory Organization:: 512K x 8

Memory Interface:: SPI

Clock Frequency:: 8 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-WDFN (5x6)

25CSM04-I/MF FAQ

1.How can I place an order for 25CSM04-I/MF through Aetrix?

Please submit a Request for Quotation (RFQ) for 25CSM04-I/MF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 25CSM04-I/MF reliable?

The price and inventory of 25CSM04-I/MF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25CSM04-I/MF is usually 5 days.

3.What payment methods are accepted for 25CSM04-I/MF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25CSM04-I/MF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 25CSM04-I/MF?

25CSM04-I/MF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 25CSM04-I/MF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 25CSM04-I/MF?

For technical support, including 25CSM04-I/MF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25CSM04-I/MF requirements.

6.How does Aetrix verify that 25CSM04-I/MF is sourced from the original manufacturer or authorized distributors?

All 25CSM04-I/MF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25CSM04-I/MF meets industry standards.

7.What is the process for return or replacement of 25CSM04-I/MF?

All 25CSM04-I/MF units undergo pre-shipment inspection (PSI). If there is an issue with 25CSM04-I/MF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 25CSM04-I/MF part is unused and in its original packaging.

Return procedure for 25CSM04-I/MF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…