Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 25CSM04T-I/MF

Name: 25CSM04T-I/MF
Brand: Microchip Technology
SKU: 25CSM04T-I/MF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 25CSM04T-I/MF

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-WDFN Exposed Pad

Datasheet:: 25CSM04T-I/MF.pdf

Description:: IC EEPROM 4MBIT SPI 8MHZ 8WDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,458

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

25CSM04T-I/MF from Microchip Technology Inc. is a 4-Mbit SPI Serial EEPROM with integrated security register, ECC error correction, and dual-mode write protection. It features 524,288 × 8-bit organization, 256-byte page size, 8 MHz max clock (≥3.0V), 2.5–5.5V supply, and industrial temperature range (−40°C to +85°C). Used in firmware storage, calibration data retention, and secure device identity in embedded controllers.

For engineers reviewing the 25CSM04T-I/MF datasheet, 25CSM04T-I/MF pinout, 25CSM04T-I/MF application, or 25CSM04T-I/MF equivalent, key selection considerations include SPI Mode 0/3 compatibility, factory-programmed 128-bit serial number, user-lockable 256-byte ID page, JEDEC Manufacturer ID support, and configurable legacy/enhanced write protection modes.

Technical Context

The 25CSM04T-I/MF implements a dedicated SPI slave interface with separate SI/SO lines, CS-controlled selection, and HOLD-driven pause capability. Its internal architecture includes a 4-Mbit main EEPROM array, a 4-Kbit nonvolatile Security register (128-bit read-only serial number + 256-byte programmable lockable ID page), eight 8-bit Memory Partition registers, and a 40-bit JEDEC-compliant Identification register.

It supports two mutually exclusive write protection schemes: Legacy mode (BP[1:0] bits in STATUS register enabling quarter/half/full array block protection) and Enhanced mode (user-defined memory partitions via MPRs, each configurable for unprotected/software/hardware write protection or locked partition register). Built-in ECC corrects up to one bit error per four-byte read and reports correction status via ECS bit.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	4 Mbit (524,288 × 8), organized as 2,048 pages of 256 bytes - enables efficient bulk writes and firmware updates without page boundary management overhead.
Interface	SPI-compatible, Modes 0 and 3 only - rising-edge input latch / falling-edge output clocking; requires no software configuration for polarity/phase.
Write Cycle Time	≤5 ms self-timed - eliminates need for external polling delay; busy status reported via RDY/BUSY bit in STATUS register.
Voltage Range	2.5 V to 5.5 V - interoperable with 3.3 V and 5 V logic systems; standby current as low as 1.0 µA at 2.5 V supports battery-backed applications.
Data Retention	>100 years at 55°C - validated for long-term calibration storage and device lifecycle traceability in industrial deployments.
ECC Capability	Corrects 1-bit errors per 4-byte read; ECS flag indicates correction occurred - ensures data integrity in EMI-prone environments without host-side error handling.
Security Register	Factory-programmed 128-bit globally unique serial number (first 16 bytes) + 256-byte user-programmable lockable ID page - eliminates manufacturing serialization steps and enables irreversible credential binding.

Pinout & Package

25CSM04T-I/MF is supplied in an 8-lead SOIC package (3.9 mm × 4.9 mm, 1.27 mm pitch), compatible with standard surface-mount assembly and reflow profiles. Pin functions are electrically identical across SOIC, TDFN, and CSP variants.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select Input	Active-low enable: high-Z SO and ignored SI when deasserted; required high-to-low transition to initiate any command sequence.
SO	Serial Data Output	Master-out/slave-in; outputs MSB-first on falling SCK edge; enters high-impedance when CS high or HOLD asserted.
WP	Write-Protect Control	Hardware-enables STATUS/MPR write inhibition when WPEN=1; active-low; functional in both Legacy and Enhanced protection modes.
VSS	Ground Reference	Primary return path for all I/O and core logic; must be low-impedance connection to minimize noise coupling into SPI timing paths.
SI	Serial Data Input	Master-in/slave-out; latches MSB-first on rising SCK edge; ignored unless CS is asserted and HOLD is inactive.
SCK	Serial Clock Input	Asynchronous master-provided clock; defines timing for SI sampling (rising edge) and SO output (falling edge); supports up to 8 MHz.
HOLD	Communication Pause	Active-low; suspends ongoing SPI transfer without resetting state; SO goes high-Z; SI/SCK ignored; WP remains functional during hold.
VCC	Power Supply	2.5–5.5 V operation; internal POR circuit requires monotonic ramp <0.1 V/µs; TVCSL ≥100 µs delay required after VCC stabilization before first CS assertion.

Key Features

Feature	Design Value
JEDEC Manufacturer ID Support	Enables runtime identification via 9Fh opcode - allows host firmware to auto-detect 25CSM04T-I/MF presence and validate compatibility before issuing memory commands.
Enhanced Write Protection Mode	Eight independent memory partitions defined by MPRs - supports mixed-criticality data layouts (e.g., bootloader region hardware-locked, config section software-protected, logs fully writable).
Security Register Locking	LOCK instruction permanently disables further writes to the 256-byte ID page - provides tamper-evident credential storage for regulatory compliance or anti-counterfeiting.
Software Device Reset (SRST)	7Ch opcode resets STATUS/MPR latches to power-on defaults without power cycle - recovers from corrupted register states in field-deployed systems.
Block Protection Flexibility	BP[1:0] bits support quarter-array (1 Mbit), half-array (2 Mbit), or full-array protection - simplifies design-in for legacy systems requiring coarse-grained write lockdown.

Applications

Firmware Storage	Calibration Data Retention
Use Scenario: Storing boot code, application binaries, and update images in microcontroller-based edge devices deployed in remote locations. IC Role / Device Role / Timing Role: Nonvolatile program storage peripheral interfaced via SPI; operates at 8 MHz during firmware load, drops to µA standby between updates. Use Value: 100+ year data retention and built-in ECC ensure firmware integrity over product lifetime without periodic refresh or checksum validation overhead.	Use Scenario: Recording sensor offset/gain coefficients and environmental compensation tables during factory calibration of industrial sensors. IC Role / Device Role / Timing Role: Secure parameter archive with factory-programmed serial number tied to calibration certificate; accessed infrequently but must survive 10⁶+ write cycles. Use Value: 1M write endurance and lockable ID page prevent accidental or malicious overwrite of calibrated values post-manufacture.
Secure Device Identity	Configuration Management
Use Scenario: Embedding unique hardware identifiers in medical IoT devices to meet FDA UDI requirements and enable cloud-based device authentication. IC Role / Device Role / Timing Role: Identity anchor storing cryptographically signed device keys and globally unique 128-bit serial number; accessed once per boot during TLS handshake. Use Value: Preprogrammed serial number eliminates production-line serialization cost; lockable ID page ensures private keys remain immutable after provisioning.	Use Scenario: Managing user-configurable settings (network parameters, display preferences, operational thresholds) in smart home hubs and gateway routers. IC Role / Device Role / Timing Role: Persistent configuration store supporting frequent small writes (e.g., Wi-Fi credentials, OTA update flags); protected via Enhanced Write Protection mode. Use Value: Independent memory partitions allow critical settings (e.g., admin password) to be hardware-locked while user preferences remain freely modifiable.

Firmware Storage

Calibration Data Retention

Use Scenario: Storing boot code, application binaries, and update images in microcontroller-based edge devices deployed in remote locations.

IC Role / Device Role / Timing Role: Nonvolatile program storage peripheral interfaced via SPI; operates at 8 MHz during firmware load, drops to µA standby between updates.

Use Value: 100+ year data retention and built-in ECC ensure firmware integrity over product lifetime without periodic refresh or checksum validation overhead.

Use Scenario: Recording sensor offset/gain coefficients and environmental compensation tables during factory calibration of industrial sensors.

IC Role / Device Role / Timing Role: Secure parameter archive with factory-programmed serial number tied to calibration certificate; accessed infrequently but must survive 10⁶+ write cycles.

Use Value: 1M write endurance and lockable ID page prevent accidental or malicious overwrite of calibrated values post-manufacture.

Secure Device Identity

Configuration Management

Use Scenario: Embedding unique hardware identifiers in medical IoT devices to meet FDA UDI requirements and enable cloud-based device authentication.

IC Role / Device Role / Timing Role: Identity anchor storing cryptographically signed device keys and globally unique 128-bit serial number; accessed once per boot during TLS handshake.

Use Value: Preprogrammed serial number eliminates production-line serialization cost; lockable ID page ensures private keys remain immutable after provisioning.

Use Scenario: Managing user-configurable settings (network parameters, display preferences, operational thresholds) in smart home hubs and gateway routers.

IC Role / Device Role / Timing Role: Persistent configuration store supporting frequent small writes (e.g., Wi-Fi credentials, OTA update flags); protected via Enhanced Write Protection mode.

Use Value: Independent memory partitions allow critical settings (e.g., admin password) to be hardware-locked while user preferences remain freely modifiable.

Equivalent & Alternatives

The following parts are listed as comparable options for similar Serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25SF041-SSHD-B	4 Mbit SPI Flash (not EEPROM); lacks ECC, security register, and enhanced write protection; supports quad I/O and DTR mode.	Higher density and faster sequential reads; unsuitable for byte-write-intensive or security-critical use cases.	Select only if application prioritizes raw throughput over data integrity, device identity, or fine-grained protection - not drop-in compatible due to command set and endurance differences.
25AA040AT-I/OT	4 Kbit SPI EEPROM; same package and pinout; no security register, ECC, or enhanced protection; max clock 10 MHz at 5V.	Lower density, simpler register map; suitable for basic parameter storage where security and reliability are secondary.	Choose for cost-sensitive, low-data-volume applications where 25CSM04T-I/MF features are unnecessary; pin-compatible but functionally limited.

Compared with AT25SF041-SSHD-B and 25AA040AT-I/OT, the 25CSM04T-I/MF uniquely combines high-density EEPROM persistence, factory-serialized identity, ECC-protected reads, and dual-mode write protection - making it optimal for applications demanding long-term data fidelity, secure provisioning, and flexible memory partitioning.

Availability

25CSM04T-I/MF is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, and automotive telematics modules requiring stable component supply, extended temperature operation, and guaranteed data integrity over decades.

Supply support for 25CSM04T-I/MF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.

The 25CSM04T-I/MF belongs to Microchip's CS-series Serial EEPROM family, engineered specifically for applications requiring robust nonvolatile storage with cryptographic-grade device identity, field-upgradeable firmware resilience, and configurable memory protection in harsh industrial environments.

FAQ

What is the maximum clock frequency supported by the 25CSM04T-I/MF?

The 25CSM04T-I/MF supports up to 8 MHz SPI clock frequency when VCC ≥ 3.0 V, and up to 5 MHz when VCC ≥ 2.5 V. These limits are specified across the full industrial temperature range (−40°C to +85°C) and are validated in AC characteristics Table 1-2. Exceeding these frequencies may result in setup/hold violations or unreliable communication.

Does the 25CSM04T-I/MF include error correction, and how does it work?

Yes, the 25CSM04T-I/MF includes built-in Error Correction Code (ECC) logic that corrects up to one bit error per four-byte read. The ECC Status (ECS) bit in the STATUS register indicates whether correction was applied during the most recent read. This functionality operates transparently without host intervention and enhances data reliability in electrically noisy environments.

How is the 128-bit serial number in the 25CSM04T-I/MF used and accessed?

The 128-bit serial number in the 25CSM04T-I/MF is factory-programmed, globally unique, and stored in the first 16 bytes of the read-only portion of the Security register. It is accessed using the RDEX instruction (83h) with address 0x000000. This serial number eliminates the need for external serialization during manufacturing and serves as a hardware root of trust for device authentication.

Can the 25CSM04T-I/MF be used in both Legacy and Enhanced Write Protection modes?

Yes, the 25CSM04T-I/MF supports both Legacy and Enhanced Write Protection modes, selected via the Write Protection Mode (WPM) bit in the STATUS register. Legacy mode uses BP[1:0] bits for coarse block protection; Enhanced mode uses eight Memory Partition registers for fine-grained, user-defined protection zones. The mode can be changed until frozen via the FRZR instruction.

What package types are available for the 25CSM04T-I/MF, and what does the "/MF" suffix indicate?

The 25CSM04T-I/MF is packaged in an 8-lead SOIC (Small Outline Integrated Circuit) with wide-body dimensions (3.9 mm × 4.9 mm). The "/MF" suffix denotes Microchip's standard SOIC packaging with Pb-free (RoHS-compliant) finish and matte tin lead plating. It is pin- and footprint-compatible with other 8-lead SOIC SPI EEPROMs in the same family.

25CSM04T-I/MF Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: 25CS

Package/Case:: 8-WDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 4Mbit

Memory Organization:: 512K x 8

Memory Interface:: SPI

Clock Frequency:: 8 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-WDFN (5x6)

25CSM04T-I/MF FAQ

1.How can I place an order for 25CSM04T-I/MF through Aetrix?

Please submit a Request for Quotation (RFQ) for 25CSM04T-I/MF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 25CSM04T-I/MF reliable?

The price and inventory of 25CSM04T-I/MF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25CSM04T-I/MF is usually 5 days.

3.What payment methods are accepted for 25CSM04T-I/MF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25CSM04T-I/MF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 25CSM04T-I/MF?

25CSM04T-I/MF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 25CSM04T-I/MF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 25CSM04T-I/MF?

For technical support, including 25CSM04T-I/MF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25CSM04T-I/MF requirements.

6.How does Aetrix verify that 25CSM04T-I/MF is sourced from the original manufacturer or authorized distributors?

All 25CSM04T-I/MF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25CSM04T-I/MF meets industry standards.

7.What is the process for return or replacement of 25CSM04T-I/MF?

All 25CSM04T-I/MF units undergo pre-shipment inspection (PSI). If there is an issue with 25CSM04T-I/MF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 25CSM04T-I/MF part is unused and in its original packaging.

Return procedure for 25CSM04T-I/MF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…