Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 25LC010A-H/SN

Name: 25LC010A-H/SN
Brand: Microchip Technology
SKU: 25LC010A-H/SN
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 25LC010A-H/SN

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: 25LC010A-H/SN.pdf

Description:: IC EEPROM 1KBIT SPI 10MHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,421

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

25LC010A-H/SN from Microchip Technology Inc. is a 1 Kbit (128 × 8) SPI serial EEPROM with extended temperature operation (−40°C to +150°C), 5 MHz max clock speed, 16-byte page write capability, and hardware write protection via WP pin. It operates across 2.5V–5.5V supply and delivers 5 mA read/write current at 5.5V/5 MHz, targeting nonvolatile data storage in automotive engine control units, industrial sensor nodes, and high-temp industrial PLC modules.

For engineers reviewing the 25LC010A-H/SN datasheet, 25LC010A-H/SN pinout, 25LC010A-H/SN application, or 25LC010A-H/SN equivalent, key selection criteria include its H-grade extended-temperature qualification, SOIC-8 (SN) Pb-free RoHS-compliant package, SPI Mode 0,0/1,1 compatibility, and block-level write protection (BP0/BP1 bits controlling 0%, 25%, 50%, or 100% array protection).

Technical Context

The 25LC010A-H/SN implements a standard SPI interface with separate SI (data-in) and SO (data-out) lines, CS-controlled device selection, and HOLD pin for transaction suspension without reset. Its internal architecture includes an 8-bit instruction register, page latches, HV generator for EEPROM programming, and status register with WIP, WEL, BP0, and BP1 bits.

It supports byte and page write operations (up to 16 bytes per page), self-timed internal write cycles (≤6 ms), sequential read with automatic address increment, and dual-layer write protection: hardware (WP pin) and software (WREN/WRSR commands plus BP bits). The device resets its write enable latch on power-up, WRDI, WRSR, WRITE completion, or WP low assertion.

Key Specifications

Parameter	Value and Actual Design Meaning
Density	1 Kbit (128 × 8 organization) - fixed memory map requiring no external address decoding logic
Interface	SPI-compatible serial bus (Mode 0,0 and Mode 1,1) - interoperable with PIC® MCU SPI peripherals and bit-banged GPIO implementations
Max Clock Speed	5 MHz at VCC ≥ 4.5V - enables ≤200 ns minimum clock period for high-throughput configuration storage
Page Size	16 bytes - constrains firmware write routines to avoid crossing physical page boundaries (0x00–0x0F, 0x10–0x1F, etc.)
Write Cycle Time	≤6 ms (TWC) - defines minimum interval between successive write commands; WIP bit must be polled before next operation
Endurance	>1,000,000 erase/write cycles - supports frequent calibration or logging updates in field-deployed equipment
Data Retention	>200 years at 150°C - validated for long-term reliability in under-hood automotive and furnace-control applications
Temp Range	−40°C to +150°C (H grade) - qualified per AEC-Q100 for extended-temperature automotive and industrial environments

Pinout & Package

25LC010A-H/SN is housed in an 8-lead plastic SOIC package (SN), 3.90 mm body width, Pb-free and RoHS compliant. Pin pitch is 1.27 mm; package outline conforms to JEDEC MS-012.

Pin/Terminal	Circuit Role	Design Meaning
CS (Pin 1)	Chip Select Input	Active-low enable: pulls device out of standby; rising edge after valid write sequence triggers internal TWC; enables multi-device SPI bus sharing
SO (Pin 2)	Serial Data Output	Tri-state open-drain output: drives data on falling SCK edge; enters high-Z when CS high or HOLD low
WP (Pin 3)	Write-Protect Pin	Hardware lock: disables all array and STATUS register writes when low; does not interrupt ongoing write cycles
VSS (Pin 4)	Ground	Reference return path for all I/O and core logic; requires low-impedance connection to minimize noise coupling during write operations
SI (Pin 5)	Serial Data Input	CMOS input: latches instruction/address/data on rising SCK edge; accepts SPI Mode 0,0 and 1,1 timing
SCK (Pin 6)	Serial Clock Input	Master-generated clock: synchronizes all SI sampling and SO updates; max 5 MHz frequency supported
HOLD (Pin 7)	Hold Input	Transaction pause: suspends SPI communication mid-sequence when pulled low while SCK is low; resumes on HOLD high/SCK low
VCC (Pin 8)	Supply Voltage	2.5V–5.5V operating range: supports direct connection to 3.3V or 5V system rails without level shifting

Key Features

Feature	Design Value
Extended Temperature Grade (H)	Rated for −40°C to +150°C operation with full electrical specification compliance - eliminates derating concerns in engine bay or industrial oven deployments
Block Write Protection	Configurable via STATUS register BP0/BP1 bits to protect 0%, 25%, 50%, or 100% of memory - prevents accidental overwrites of critical calibration or firmware parameters
Power-On Write Protection	Automatic WEL reset at power-up plus built-in power-on/off circuitry - ensures EEPROM remains read-only until explicit WREN command is issued
High Reliability	1M+ endurance cycles and 200+ year data retention at 150°C - validated for mission-critical storage where replacement is impractical or costly
HOLD Functionality	Enables host CPU to service higher-priority interrupts without aborting ongoing SPI transfers - reduces firmware complexity in real-time control systems
Pb-Free & RoHS Compliance	Meets EU Directive 2011/65/EU and JEDEC J-STD-609A Class 3 moisture sensitivity - supports environmentally compliant manufacturing and global market access

Applications

Automotive Engine Control Unit (ECU)	Industrial Sensor Node
Use Scenario: Storing trim values, fault codes, and adaptive learning parameters in gasoline/diesel engine management systems exposed to under-hood temperatures up to 150°C. IC Role / Device Role / Timing Role: Nonvolatile configuration storage IC interfacing directly with PIC18F or dsPIC33 MCU SPI port; retains data across ignition cycles and thermal cycling. Use Value: H-grade qualification ensures reliable operation without thermal derating; 16-byte page writes optimize flash update efficiency during ECU reprogramming.	Use Scenario: Logging temperature, pressure, and humidity readings in wireless sensor transmitters mounted inside industrial ovens or chemical reactors. IC Role / Device Role / Timing Role: Standalone SPI EEPROM storing calibrated sensor coefficients and time-stamped measurements; accessed by low-power ARM Cortex-M0+ MCU during wake-up intervals. Use Value: 10 μA standby current extends battery life; write-protection prevents corruption during brown-out events common in harsh EMI environments.
Programmable Logic Controller (PLC) I/O Module	Medical Infusion Pump Calibration
Use Scenario: Holding module identification, channel scaling factors, and diagnostic history in DIN-rail mounted PLC analog input/output cards operating in factory-floor enclosures. IC Role / Device Role / Timing Role: Configuration memory IC connected to SPI bus shared with multiple peripheral devices; WP pin tied to system security controller for runtime lock. Use Value: SOIC-8 (SN) package enables compact PCB layout; 5 MHz interface speed supports rapid parameter upload during commissioning.	Use Scenario: Storing pump motor calibration constants, drug library metadata, and usage audit logs in Class II medical infusion pumps requiring long-term data integrity. IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory IC with write-protection enforced by both hardware (WP) and firmware (BP bits); accessed only during authorized service mode. Use Value: >200-year data retention at 150°C exceeds IEC 62304 lifetime requirements; ESD rating >4 kV protects against handling damage during assembly.

Automotive Engine Control Unit (ECU)

Industrial Sensor Node

Use Scenario: Storing trim values, fault codes, and adaptive learning parameters in gasoline/diesel engine management systems exposed to under-hood temperatures up to 150°C.

IC Role / Device Role / Timing Role: Nonvolatile configuration storage IC interfacing directly with PIC18F or dsPIC33 MCU SPI port; retains data across ignition cycles and thermal cycling.

Use Value: H-grade qualification ensures reliable operation without thermal derating; 16-byte page writes optimize flash update efficiency during ECU reprogramming.

Use Scenario: Logging temperature, pressure, and humidity readings in wireless sensor transmitters mounted inside industrial ovens or chemical reactors.

IC Role / Device Role / Timing Role: Standalone SPI EEPROM storing calibrated sensor coefficients and time-stamped measurements; accessed by low-power ARM Cortex-M0+ MCU during wake-up intervals.

Use Value: 10 μA standby current extends battery life; write-protection prevents corruption during brown-out events common in harsh EMI environments.

Programmable Logic Controller (PLC) I/O Module

Medical Infusion Pump Calibration

Use Scenario: Holding module identification, channel scaling factors, and diagnostic history in DIN-rail mounted PLC analog input/output cards operating in factory-floor enclosures.

IC Role / Device Role / Timing Role: Configuration memory IC connected to SPI bus shared with multiple peripheral devices; WP pin tied to system security controller for runtime lock.

Use Value: SOIC-8 (SN) package enables compact PCB layout; 5 MHz interface speed supports rapid parameter upload during commissioning.

Use Scenario: Storing pump motor calibration constants, drug library metadata, and usage audit logs in Class II medical infusion pumps requiring long-term data integrity.

IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory IC with write-protection enforced by both hardware (WP) and firmware (BP bits); accessed only during authorized service mode.

Use Value: >200-year data retention at 150°C exceeds IEC 62304 lifetime requirements; ESD rating >4 kV protects against handling damage during assembly.

Equivalent & Alternatives

The following parts are listed as comparable options for similar SPI serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25010B-MAHL-T	1 Kbit SPI EEPROM, 2.5–5.5V, 20 MHz max clock, 32-byte page, −40°C to +125°C (A grade)	Lacks extended 150°C rating; higher speed but smaller production volume in H-grade automotive channels	Select when higher throughput is required and ambient temperature stays ≤125°C; verify WP pin behavior matches system lock protocol
BR25G010FJ-WE2	1 Kbit SPI EEPROM, 1.7–5.5V, 20 MHz max clock, 16-byte page, −40°C to +105°C (industrial grade), built-in error correction	No 150°C qualification; includes ECC for enhanced data integrity but adds latency overhead	Prefer for cost-sensitive industrial designs where 105°C suffices and ECC improves field reliability; not suitable for under-hood use

Compared with AT25010B-MAHL-T and BR25G010FJ-WE2, the 25LC010A-H/SN uniquely delivers guaranteed operation at +150°C with full AC/DC specifications, making it the only option among the three qualified for continuous use in automotive powertrain and high-temperature industrial control environments.

Availability

25LC010A-H/SN is available at Aetrix Electronics and suitable for automotive engine control units, industrial sensor nodes, programmable logic controller I/O modules, and medical infusion pump calibration systems requiring stable component supply across extended temperature ranges and long product lifecycles.

Supply support for 25LC010A-H/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and memory products, with a focus on embedded control and high-reliability applications.

The 25LC010A-H/SN belongs to Microchip's 25LCXXXA family of high-temp SPI serial EEPROMs, designed specifically for nonvolatile data storage in automotive, industrial, and medical systems where extended temperature operation and robust write protection are mandatory.

FAQ

What is the maximum clock frequency supported by the 25LC010A-H/SN?

The 25LC010A-H/SN supports a maximum clock frequency of 5 MHz when VCC is 4.5V–5.5V, and 3 MHz when VCC is 2.5V–4.5V. This is specified in Table 1-2 (AC Characteristics) of the DS22136B datasheet. The timing constraints-including setup/hold times for CS, SI, and SCK-scale accordingly across the voltage range to ensure reliable SPI communication in high-temperature environments.

Does the 25LC010A-H/SN support page write operations, and what is the page size?

Yes, the 25LC010A-H/SN supports page write operations with a fixed page size of 16 bytes. This allows up to 16 consecutive bytes to be loaded into the page buffer before initiating an internal write cycle. Writing across a 16-byte boundary causes wraparound within the same page, so firmware must enforce alignment to prevent unintended overwrites. This behavior is documented in Figures 3-2 and 3-3 of DS22136B.

How does the write protection mechanism work on the 25LC010A-H/SN?

The 25LC010A-H/SN implements dual-layer write protection: hardware-based via the WP pin (low = full array and STATUS register write disable), and software-configurable via BP0/BP1 bits in the STATUS register (controlling 0%, 25%, 50%, or 100% array protection). The WP pin takes precedence-if low, no writes occur regardless of BP or WEL state. Both mechanisms are active simultaneously and detailed in Tables 3-3 and 5-1 of DS22136B.

What is the endurance and data retention specification for the 25LC010A-H/SN?

The 25LC010A-H/SN is rated for >1,000,000 erase/write cycles and >200 years of data retention at +150°C. These figures are specified in the "Features" section and Table 1-2 (AC Characteristics, Note 3) of DS22136B. Endurance is characterized at 25°C and 5.5V; retention is extrapolated from accelerated testing per industry standards and validated for extended-temperature automotive applications.

Is the 25LC010A-H/SN compatible with standard SPI modes, and which ones?

Yes, the 25LC010A-H/SN is compatible with SPI Mode 0,0 (CPOL = 0, CPHA = 0) and Mode 1,1 (CPOL = 1, CPHA = 1), as confirmed in Section 3.1 and Figure 1-2 of DS22136B. Data is sampled on the rising edge of SCK (SI) and output on the falling edge (SO), with CS active-low selection. It does not support Mode 0,1 or 1,0 due to fixed sampling/updates relative to clock edges.

25LC010A-H/SN Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 1Kbit

Memory Organization:: 128 x 8

Memory Interface:: SPI

Clock Frequency:: 10 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 150°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

25LC010A-H/SN FAQ

1.How can I place an order for 25LC010A-H/SN through Aetrix?

Please submit a Request for Quotation (RFQ) for 25LC010A-H/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 25LC010A-H/SN reliable?

The price and inventory of 25LC010A-H/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC010A-H/SN is usually 5 days.

3.What payment methods are accepted for 25LC010A-H/SN?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC010A-H/SN transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 25LC010A-H/SN?

25LC010A-H/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 25LC010A-H/SN order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 25LC010A-H/SN?

For technical support, including 25LC010A-H/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC010A-H/SN requirements.

6.How does Aetrix verify that 25LC010A-H/SN is sourced from the original manufacturer or authorized distributors?

All 25LC010A-H/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC010A-H/SN meets industry standards.

7.What is the process for return or replacement of 25LC010A-H/SN?

All 25LC010A-H/SN units undergo pre-shipment inspection (PSI). If there is an issue with 25LC010A-H/SN, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 25LC010A-H/SN part is unused and in its original packaging.

Return procedure for 25LC010A-H/SN:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…