Microchip Technology 25LC010A-I/ST
- Part No.:
- 25LC010A-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
25LC010A-I/ST.pdf
- Description:
- IC EEPROM 1KBIT SPI 10MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,705
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC010A-I/ST from Microchip Technology Inc. is a 1 Kbit (128 × 8) SPI-compatible serial EEPROM with 2.5–5.5 V supply range, 10 MHz max clock frequency, and industrial temperature rating (–40°C to +85°C). It features write page mode (16-byte pages), hardware write protection via WP pin, and HOLD functionality for interrupt-safe bus suspension - used in microcontroller-based embedded systems for configuration storage, calibration data retention, and firmware parameter backup.
For engineers reviewing the 25LC010A-I/ST datasheet, 25LC010A-I/ST pinout, 25LC010A-I/ST application, or 25LC010A-I/ST equivalent, key selection criteria include SPI timing compliance at 2.5 V, page-write boundary handling, block protection granularity (none/¼/½/all), endurance (1M cycles), and SOIC-8 package compatibility with legacy PCB layouts.
Technical Context
The 25LC010A-I/ST implements a standard SPI Mode 0,0 (CPOL=0, CPHA=0) interface with separate SI/SO lines and active-low CS. Its internal architecture includes an 8-bit instruction register, page latches, and HV generator for EEPROM programming - enabling byte- and page-write operations with self-timed 5 ms max internal write cycles.
Hardware-level data integrity is enforced by power-on reset of the write-enable latch, dedicated WP pin logic that disables writes when low (regardless of WEL state), and HOLD pin support that tri-states SO and pauses serial transfer while preserving internal state - critical for real-time systems requiring deterministic interrupt latency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit array), sufficient for small configuration tables or sensor calibration coefficients in space-constrained designs. |
| Interface | SPI-compatible serial bus (Mode 0,0), requiring only CS, SCK, SI, SO, WP, HOLD - minimal GPIO usage on host MCU. |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5 V; supports high-speed read/write in 5 V systems without external clock dividers. |
| Write Page Size | 16 bytes per page; requires software enforcement of page boundaries to prevent wraparound corruption during multi-byte writes. |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention - validated for long-life industrial deployments with infrequent updates. |
| Supply Voltage Range | 2.5–5.5 V; compatible with both 3.3 V and 5 V logic domains without level-shifting circuitry. |
| Operating Temperature | –40°C to +85°C (Industrial grade); qualified for use in automotive control modules, industrial PLCs, and outdoor IoT gateways. |
Pinout & Package
25LC010A-I/ST is packaged in an 8-lead SOIC (Small Outline Integrated Circuit) with standard 1.27 mm pitch, pin 1 marked by laser indentation. The package is Pb-free and RoHS compliant, with thermal and mechanical characteristics aligned to JEDEC MS-012.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select Input | Active-low enable signal; must be held low for entire SPI transaction; rising edge initiates internal write cycle after valid write sequence. |
| SO (Pin 2) | Serial Data Output | Tri-state output delivering read data on falling edge of SCK; enters high-Z when CS is high or HOLD is asserted. |
| WP (Pin 3) | Write-Protect Pin | Hardware lock: pulls WEL latch low when grounded, disabling all writes to memory and STATUS register regardless of instruction. |
| VSS (Pin 4) | Ground Reference | Primary return path for all internal circuits; must be connected directly to system ground plane for noise immunity. |
| SI (Pin 5) | Serial Data Input | Receives instructions, addresses, and write data on rising edge of SCK; sampled only when CS is low and HOLD is high. |
| SCK (Pin 6) | Serial Clock Input | Synchronizes all data transfers; rising edge clocks SI, falling edge updates SO; requires monotonic transitions ≤100 ns. |
| HOLD (Pin 7) | Hold Input | Pauses ongoing SPI transfer without resetting state; must be driven low while SCK is low to avoid metastability. |
| VCC (Pin 8) | Supply Voltage | Power input (2.5–5.5 V); internal regulation ensures stable core voltage across full operating range and temperature. |
Key Features
| Feature | Design Value |
|---|---|
| Block Write Protection | Selectable via STATUS register (BP1/BP0): protects none, upper 1/4 (60h–7Fh), upper 1/2 (40h–7Fh), or entire array (00h–7Fh) - enables secure partitioning of configuration vs. user data. |
| Self-Timed Write Cycle | Internal 5 ms max write completion time eliminates need for host polling delay; WIP bit in STATUS register allows precise timing-aware status checking. |
| Low-Power Operation | 5 µA standby current at 5.5 V / +125°C and 5 mA active read/write current at 10 MHz - suitable for battery-backed or energy-harvesting applications. |
| HOLD Functionality | Enables deterministic interruption of SPI sequences (e.g., during MCU ISR execution) without reinitializing communication - reduces firmware complexity and latency jitter. |
| ESD Robustness | 4 kV HBM ESD rating on all pins - meets IEC 61000-4-2 Level 2 requirements for industrial environments with frequent human contact. |
Applications
| Industrial Sensor Node | Automotive Body Control Module |
|---|---|
Use Scenario: Storing calibrated offset/gain values for analog sensor front-ends in factory-floor environmental monitors. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed during power-up initialization and updated only during field calibration events. Use Value: Enables plug-and-play sensor replacement with zero manual setup; 1M endurance supports >10 years of annual recalibration cycles. |
Use Scenario: Retaining seat position memory, mirror angle settings, and lighting preferences in vehicle door modules. IC Role / Device Role / Timing Role: SPI-connected parameter store interfaced to 8-bit automotive MCU; accessed during ignition-on sequence and updated on user button press. Use Value: Survives 125°C under-hood thermal cycling; WP pin prevents accidental overwrites during CAN bus firmware updates. |
| Medical Infusion Pump | Smart Energy Meter |
Use Scenario: Logging dose history, alarm thresholds, and maintenance intervals in Class II medical devices with regulatory traceability requirements. IC Role / Device Role / Timing Role: Secure audit trail storage with write-protection enabled for historical logs; accessed via isolated SPI interface. Use Value: >200-year data retention satisfies FDA 21 CFR Part 11 long-term recordkeeping mandates without battery backup. |
Use Scenario: Storing tariff schedules, meter calibration constants, and tamper-event timestamps in ANSI C12.20-compliant utility meters. IC Role / Device Role / Timing Role: Dual-role memory: unsecured area for runtime parameters, BP-protected sector for cryptographic keys and calibration data. Use Value: Hardware WP pin + STATUS register BP bits provide layered security against firmware-level attacks targeting configuration registers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA010A-I/ST | Wider VCC range (1.8–5.5 V); supports 1.8 V logic systems; identical pinout and instruction set. | Required where host MCU operates below 2.5 V (e.g., ultra-low-power sensors). | Choose 25AA010A-I/ST only if 1.8 V operation is mandatory; otherwise 25LC010A-I/ST offers better cost/performance at 2.5–5.5 V. |
| AT25010B-SSHL-T | Same 1 Kbit SPI EEPROM but with 20 MHz max clock, 2.5–5.5 V range, and 1M endurance; different STATUS register layout (no BP bits). | Lacks hardware block protection; relies on software locking or external WP control. | Select AT25010B-SSHL-T only when higher speed is critical and block-level write protection is unnecessary. |
Compared with 25AA010A-I/ST and AT25010B-SSHL-T, the 25LC010A-I/ST provides optimal balance of industrial temperature support, hardware write protection granularity, and proven interoperability with Microchip PIC® and dsPIC® MCUs - making it the preferred choice for safety-critical and long-lifecycle embedded systems.
Availability
25LC010A-I/ST is available at Aetrix Electronics and suitable for industrial sensor nodes, automotive body control modules, medical infusion pumps, and smart energy meters requiring stable component supply and long-term obsolescence management.
Supply support for 25LC010A-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC010A belongs to Microchip's serial EEPROM product line, engineered for reliable nonvolatile data storage in resource-constrained embedded systems where SPI interface simplicity, low power, and industrial-grade reliability are essential.
FAQ
What is the maximum clock frequency supported by the 25LC010A-I/ST?
The 25LC010A-I/ST supports up to 10 MHz clock frequency when VCC is 4.5 V to 5.5 V. At 2.5 V ≤ VCC < 4.5 V, the maximum clock frequency is 5 MHz. These limits are defined in Table 1-2 of the DS21832H datasheet and ensure reliable setup/hold timing margins across the full industrial temperature range. Exceeding these frequencies may cause read/write failures.
Does the 25LC010A-I/ST support page writes, and what is the page size?
Yes, the 25LC010A-I/ST supports page writes with a fixed page size of 16 bytes. Each page spans addresses ending in 00h–0Fh, 10h–1Fh, etc. Writing across a page boundary causes wraparound to the start of the same page - so application firmware must validate address alignment before initiating multi-byte writes to prevent unintended overwrites.
How does the WP pin function on the 25LC010A-I/ST?
The WP (Write-Protect) pin on the 25LC010A-I/ST is a hardware-level disable for all write operations. When pulled low, it forces the write-enable latch (WEL) to reset and blocks writes to both memory and the STATUS register - even if WREN has been issued. This provides fail-safe protection independent of firmware state, critical for preventing corruption during power transients or software faults.
What is the endurance and data retention specification for the 25LC010A-I/ST?
The 25LC010A-I/ST is rated for 1,000,000 erase/write cycles and greater than 200 years of data retention at +25°C. These specifications are validated per Microchip's characterization process and apply across the full industrial temperature range (–40°C to +85°C). Retention degrades logarithmically with temperature; actual field life exceeds 10 years under typical embedded operating conditions.
Can the 25LC010A-I/ST be used with 3.3 V microcontrollers?
Yes, the 25LC010A-I/ST operates reliably with 3.3 V microcontrollers. Its VCC range is 2.5–5.5 V, and its input thresholds (VIH = 0.7×VCC, VIL = 0.3×VCC) are fully compatible with standard 3.3 V CMOS logic levels. No level-shifting circuitry is required, and DC/AC timing parameters in the datasheet are specified down to 2.5 V, ensuring robust SPI communication at 3.3 V.
25LC010A-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
25LC010A-I/ST FAQ
1.How can I place an order for 25LC010A-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC010A-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC010A-I/ST reliable?
The price and inventory of 25LC010A-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC010A-I/ST is usually 5 days.
3.What payment methods are accepted for 25LC010A-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC010A-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC010A-I/ST?
25LC010A-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC010A-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC010A-I/ST?
For technical support, including 25LC010A-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC010A-I/ST requirements.
6.How does Aetrix verify that 25LC010A-I/ST is sourced from the original manufacturer or authorized distributors?
All 25LC010A-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC010A-I/ST meets industry standards.
7.What is the process for return or replacement of 25LC010A-I/ST?
All 25LC010A-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 25LC010A-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC010A-I/ST part is unused and in its original packaging.
Return procedure for 25LC010A-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC010A-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
