My Inquiry
My Account
Microchip Technology 25LC010AT-E/MC
- Part No.:
- 25LC010AT-E/MC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-VFDFN Exposed Pad
- Datasheet:
-
25LC010AT-E/MC.pdf
- Description:
- IC EEPROM 1KBIT SPI 10MHZ 8DFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,484
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC010AT-E/MC from Microchip Technology Inc. is a 1 Kbit SPI Serial EEPROM with 128 × 8-bit organization, 16-byte page write capability, and industrial/automotive temperature support (–40°C to +125°C). It operates from 2.5V to 5.5V, supports up to 10 MHz clock frequency, and features hardware write protection via WP pin and HOLD functionality for interrupt-safe bus suspension. It is used in microcontroller-based systems for nonvolatile parameter storage in automotive control modules.
For engineers reviewing the 25LC010AT-E/MC datasheet, 25LC010AT-E/MC pinout, 25LC010AT-E/MC application, or 25LC010AT-E/MC equivalent, key selection criteria include VCC range compatibility (2.5–5.5V), automotive-grade temperature operation (–40°C to +125°C), 16-byte page write limit, WP/HOLD pin behavior, and DFN package mechanical constraints (2×3 mm, 8-lead, exposed pad).
Technical Context
The 25LC010AT-E/MC implements a standard SPI Mode 0,0 or Mode 1,1 interface with separate SI (data in) and SO (data out) lines, requiring CS, SCK, and optional WP/HOLD control. Its internal architecture includes an 8-bit instruction register, status register with WIP/WEL/BP bits, and page latches enabling up to 16-byte writes within fixed 16-byte physical pages.
Write operations require explicit WREN instruction followed by CS high-to-low transition to initiate TWC (≤5 ms); read operations support sequential addressing with automatic rollover at address 7Fh. Block protection is configurable via BP0/BP1 bits to lock 0%, 25%, 50%, or 100% of the 128-byte array.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit), sufficient for calibration data, device IDs, or small configuration tables in space-constrained designs. |
| Interface | SPI-compatible serial bus (Mode 0,0 / Mode 1,1), compatible with PIC® and other MCU SPI peripherals without bit-banging overhead. |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5V, enabling fast parameter reads during system boot or runtime updates. |
| Page Write Size | 16 bytes maximum per write cycle, requiring firmware to align writes to 16-byte boundaries to avoid wraparound corruption. |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention, validated for long-life automotive ECUs and industrial controllers. |
| Supply Voltage Range | 2.5V to 5.5V, supporting direct connection to 3.3V or 5V logic domains without level shifting. |
| Temperature Range | –40°C to +125°C (Automotive grade E-temp), qualified for under-hood and powertrain applications. |
Pinout & Package
25LC010AT-E/MC is housed in an 8-lead 2×3 mm DFN package (MC suffix) with exposed thermal pad (may be connected to VSS or left floating). Pin 1 is laser-marked; pin numbering follows standard DFN orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select Input | Active-low enable; must go high after final data bit to trigger internal write cycle (TWC); deselects device and places SO in high-Z for multi-device SPI buses. |
| 2 (SO) | Serial Data Output | Tri-state output; data shifted out MSb-first on falling edge of SCK; enters high-Z when CS is high or HOLD is asserted. |
| 3 (WP) | Write-Protect Input | Hardware lock: low = all writes (array and STATUS) disabled regardless of WEL state; does not interrupt ongoing write cycles. |
| 4 (VSS) | Ground | Reference return path for all signals and internal circuitry; exposed pad may be tied to this node for thermal relief. |
| 5 (SI) | Serial Data Input | Instruction/address/data input latched on rising edge of SCK; requires setup/hold timing compliance per VCC voltage grade. |
| 6 (SCK) | Serial Clock Input | Synchronizes all SPI transfers; rise/fall times ≤100 ns required; clock low/high times scale with VCC (e.g., 50 ns min at 4.5–5.5V). |
| 7 (HOLD) | Hold Input | Pauses active SPI sequence when pulled low (must occur while SCK is low); resumes from same point when released; tri-states SO during hold. |
| 8 (VCC) | Supply Voltage | Power input (2.5–5.5V); decoupling capacitor (0.1 µF) recommended near pin for noise immunity during write cycles. |
Key Features
| Feature | Design Value |
|---|---|
| Block Write Protection | Configurable via STATUS register (BP0/BP1) to protect 0%, 25%, 50%, or 100% of memory - enables secure storage of factory calibration or safety-critical parameters. |
| Self-Timed Write Cycle | Internal 5 ms max write completion (TWC) eliminates need for external timing control; WIP bit polling allows precise host synchronization without fixed delays. |
| HOLD Functionality | Enables deterministic pause/resume of SPI transfers during higher-priority interrupts - critical for real-time automotive firmware with strict latency budgets. |
| Low-Power Operation | 5 µA standby current at +125°C ensures minimal battery drain in always-on vehicle modules; 5 mA active read/write current simplifies power budgeting. |
| Pb-Free & RoHS Compliance | Meets automotive environmental standards (J-STD-020 moisture sensitivity level 3); DFN package supports reflow-compatible assembly. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing adaptive fuel trim values, misfire counters, and diagnostic trouble codes (DTCs) that persist across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed write integrity during engine cranking (low-VCC transients) and high-temperature under-hood operation. Use Value: Automotive-grade temperature rating (–40°C to +125°C) and 1M endurance ensure reliable logging over 15+ year vehicle lifetimes. | Use Scenario: Saving camera calibration offsets, radar sensor alignment data, and lane-departure thresholds in ADAS domain controllers. IC Role / Device Role / Timing Role: SPI-configurable, page-write EEPROM interfacing directly with ARM Cortex-M7 host processors via dedicated SPI bus. Use Value: HOLD pin enables safe interruption of EEPROM writes during time-critical sensor fusion calculations without data loss or bus contention. |
| Body Control Module (BCM) | Electric Power Steering (EPS) |
Use Scenario: Retaining user preferences (window position, mirror angle, seat settings) and door lock configuration across battery disconnect events. IC Role / Device Role / Timing Role: Low-voltage (2.5V) operation allows direct connection to 3.3V BCM power rail; WP pin prevents accidental overwrites during firmware updates. Use Value: 16-byte page write reduces write time vs. byte-by-byte programming, accelerating personalization setup during vehicle initialization. | Use Scenario: Storing torque sensor zero-point compensation, motor phase advance tables, and fault history logs in EPS electronic control units. IC Role / Device Role / Timing Role: High-reliability EEPROM with >200-year data retention preserves safety-critical calibration data through full vehicle service life. Use Value: Block protection (BP0/BP1) isolates factory-set parameters from field-updatable variables, meeting ISO 26262 ASIL-B functional safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA010AT-I/MC | Wider VCC range (1.8–5.5V); industrial temp only (–40°C to +85°C); same pinout and instruction set. | Not qualified for automotive under-hood use; suitable for cost-sensitive consumer or industrial control where extended voltage headroom is needed. | Select only if 1.8V operation or industrial temp suffices; verify WP/HOLD timing margins at 1.8V. |
| AT25010B-MAHL-T | Same 1 Kbit SPI EEPROM; 2.5–5.5V supply; automotive temp (–40°C to +125°C); 8-lead SOIC package (not DFN). | Larger SOIC footprint increases PCB area; lacks exposed thermal pad; identical functional behavior but different thermal/mechanical profile. | Choose when DFN assembly is unavailable or SOIC rework is preferred; confirm layout accommodates 3.9mm × 4.9mm body. |
Compared with 25LC010AT-E/MC, the 25AA010AT-I/MC offers lower-voltage flexibility but sacrifices automotive qualification, while the AT25010B-MAHL-T provides equivalent automotive reliability in a legacy SOIC package-making the 25LC010AT-E/MC optimal for space-constrained, thermally demanding automotive PCBs requiring DFN integration.
Availability
25LC010AT-E/MC is available at Aetrix Electronics and suitable for automotive control units, ADAS domain controllers, and electric power steering systems requiring stable component supply across extended product lifecycles.
Supply support for 25LC010AT-E/MC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC010A product line delivers automotive-qualified SPI EEPROMs optimized for robust, low-power nonvolatile storage in harsh environments-designed specifically for engine management, chassis control, and safety-critical subsystems.
FAQ
What is the maximum clock frequency supported by the 25LC010AT-E/MC?
The 25LC010AT-E/MC supports up to 10 MHz clock frequency when VCC is between 4.5V and 5.5V. At 2.5V ≤ VCC < 4.5V, the maximum is 5 MHz, and at 1.8V ≤ VCC < 2.5V it is 3 MHz. These limits are defined in Table 1-2 AC Characteristics and apply to both read and write operations. The 25LC010AT-E/MC must operate within these voltage-scaled timing windows to ensure reliable communication.
Does the 25LC010AT-E/MC require external pull-up resistors on its SPI lines?
No, the 25LC010AT-E/MC does not require external pull-ups on SI, SO, SCK, or CS. Its inputs meet standard CMOS logic thresholds (VIH1 ≥ 0.7VCC, VIL1 ≤ 0.3VCC), and SO is actively driven or tri-stated - not open-drain. Pull-ups may be added for noise immunity in high-EMI environments, but they are not functionally required for basic SPI operation. The 25LC010AT-E/MC datasheet specifies no pull-up dependency.
How does the HOLD pin function during an active write cycle in the 25LC010AT-E/MC?
The HOLD pin has no effect on an ongoing internal write cycle (TWC) in the 25LC010AT-E/MC. Once CS goes high to initiate TWC (≤5 ms), the device ignores HOLD transitions until the write completes and returns to standby. HOLD only suspends active SPI command sequences (read/write instructions in progress), not the self-timed internal write operation. This behavior is explicitly documented in Section 2.8 and Figure 2-2 of the 25LC010AT-E/MC datasheet.
Can the 25LC010AT-E/MC be used in a 1.8V system?
No, the 25LC010AT-E/MC is not rated for 1.8V operation. Its specified VCC range is 2.5V to 5.5V, as confirmed in the Device Selection Table and Electrical Characteristics section. For 1.8V systems, the pin-compatible 25AA010A variant (e.g., 25AA010AT-I/MC) is required. Attempting to power the 25LC010AT-E/MC at 1.8V violates Absolute Maximum Ratings and will result in undefined behavior or failure to communicate.
What is the purpose of the exposed pad on the 25LC010AT-E/MC DFN package?
The exposed pad on the 25LC010AT-E/MC (MC package) serves as a thermal and electrical connection point. Per Microchip's Package Marking Information (DS21832H, page 13), it may be connected to VSS for improved heat dissipation or left floating. It is not internally connected to any signal; grounding it enhances thermal performance during sustained write cycles but is not required for basic functionality. PCB layout should follow Microchip's recommended land pattern for MC packages.
25LC010AT-E/MC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (2x3)
25LC010AT-E/MC FAQ
1.How can I place an order for 25LC010AT-E/MC through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC010AT-E/MC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC010AT-E/MC reliable?
The price and inventory of 25LC010AT-E/MC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC010AT-E/MC is usually 5 days.
3.What payment methods are accepted for 25LC010AT-E/MC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC010AT-E/MC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC010AT-E/MC?
25LC010AT-E/MC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC010AT-E/MC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC010AT-E/MC?
For technical support, including 25LC010AT-E/MC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC010AT-E/MC requirements.
6.How does Aetrix verify that 25LC010AT-E/MC is sourced from the original manufacturer or authorized distributors?
All 25LC010AT-E/MC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC010AT-E/MC meets industry standards.
7.What is the process for return or replacement of 25LC010AT-E/MC?
All 25LC010AT-E/MC units undergo pre-shipment inspection (PSI). If there is an issue with 25LC010AT-E/MC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC010AT-E/MC part is unused and in its original packaging.
Return procedure for 25LC010AT-E/MC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC010AT-E/MC Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
