My Inquiry
My Account
Microchip Technology 25LC010AT-E/MNY
- Part No.:
- 25LC010AT-E/MNY
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
25LC010AT-E/MNY.pdf
- Description:
- IC EEPROM 1KBIT SPI 10MHZ 8TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,425
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC010AT-E/MNY from Microchip Technology is a 1 Kbit (128 × 8) SPI Serial EEPROM with 2.5–5.5 V supply range, 10 MHz max clock frequency, and industrial/automotive temperature support (−40°C to +125°C). It features hardware write protection (WP pin), HOLD functionality for interrupt-safe pausing, and 16-byte page write capability - used for nonvolatile parameter storage in microcontroller-based embedded systems.
For engineers reviewing the 25LC010AT-E/MNY datasheet, 25LC010AT-E/MNY pinout, 25LC010AT-E/MNY application, or 25LC010AT-E/MNY equivalent, key selection criteria include VCC operating range, WP/HOLD pin behavior, page write boundary handling, and automotive-grade reliability metrics including 1M endurance cycles and >200-year data retention.
Technical Context
The 25LC010AT-E/MNY implements a standard SPI Mode 0,0 or Mode 1,1 interface with separate SI/SO lines and active-low CS. Its internal architecture includes an 8-bit instruction register, status register (WIP/WEL/BP0/BP1), and page latches enabling up to 16-byte writes within fixed 16-byte physical pages.
Write operations require explicit WREN instruction followed by CS high-to-low transition to initiate self-timed internal write cycle (≤5 ms). The device supports block write protection (none/¼/½/all array), power-on write-disable, and hardware WP pin override - all verified across −40°C to +125°C ambient operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8 bits); sufficient for calibration data, device IDs, or configuration registers in space-constrained designs. |
| Interface | SPI-compatible serial bus (Mode 0,0 / Mode 1,1); requires only CS, SCK, SI, SO, WP, HOLD - minimal GPIO usage on host MCU. |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5 V; enables fast read/write throughput (up to ~1.25 MB/s theoretical burst read) without external timing components. |
| Write Cycle Time | ≤5 ms per byte or page; deterministic erase/write latency critical for real-time firmware update or logging sequences. |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention at 25°C; validated for long-life industrial control and automotive ECUs. |
| Operating Voltage | 2.5–5.5 V; compatible with 3.3 V and 5 V logic domains without level-shifting in mixed-voltage systems. |
| Temperature Range | −40°C to +125°C (Automotive grade E-temp); qualified for under-hood and powertrain applications per AEC-Q100 stress requirements. |
Pinout & Package
25LC010AT-E/MNY is packaged in an 8-lead TDFN (Thin Dual Flat No-lead) with 2 mm × 3 mm body and exposed thermal pad. Pin 1 is laser-marked; exposed pad may be connected to VSS or left floating per layout requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select Input | Active-low enable; must be low for SPI communication; rising edge initiates internal write cycle after valid write sequence. |
| SO | Serial Data Output | Tri-state output; drives data on falling edge of SCK during read; high-impedance when CS high or HOLD asserted. |
| WP | Write-Protect Pin | Hardware lock: low disables all writes to memory and STATUS register regardless of WEL state; overrides software protection. |
| VSS | Ground Reference | Primary return path for I/O and core logic; exposed pad connection improves thermal performance and noise immunity. |
| SI | Serial Data Input | Latches instructions, addresses, and data on rising edge of SCK; supports MSb-first protocol per SPI standard. |
| SCK | Serial Clock Input | Synchronizes all data transfers; rise/fall times ≤100 ns required for 10 MHz operation at VCC ≥ 4.5 V. |
| HOLD | Hold Input | Pauses ongoing SPI transaction without resetting state; must be driven low while SCK is low to avoid metastability. |
| VCC | Supply Voltage | 2.5–5.5 V input; powers internal HV generator for EEPROM programming; decoupling capacitor required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Mode | Up to 16 bytes written per internal cycle - reduces firmware overhead and minimizes bus occupancy vs. byte-by-byte writes. |
| HOLD Functionality | Enables host MCU to service higher-priority interrupts mid-transaction without losing SPI context or requiring reinitialization. |
| Block Write Protection | Configurable via STATUS register (BP0/BP1) to protect none, upper 1/4, upper 1/2, or entire 128-byte array - prevents accidental firmware corruption. |
| Power-On Write Disable | Write enable latch resets at power-up; eliminates risk of spurious writes during brown-out or reset conditions. |
| Automotive Qualification | Rated for −40°C to +125°C operation with 1M endurance and >200-year retention - meets AEC-Q100 reliability requirements for E-temp grade. |
Applications
| Industrial Sensor Node | Automotive Body Control Module |
|---|---|
Use Scenario: Storing calibrated sensor offsets and linearization coefficients in a wireless temperature/humidity node. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed during boot and updated during field calibration routines. Use Value: Enables zero-drift operation over temperature and lifetime using factory- and field-programmable parameters stored in 128-byte EEPROM space. |
Use Scenario: Holding door lock actuator position limits and anti-pinch thresholds in a vehicle body controller. IC Role / Device Role / Timing Role: Persistent parameter storage accessible via SPI from main MCU during initialization and runtime adaptation. Use Value: Ensures safety-critical actuator behavior remains consistent across power cycles and firmware updates, leveraging automotive-grade endurance and retention. |
| Medical Infusion Pump | Smart Energy Meter |
Use Scenario: Recording dose history, error logs, and user-configured delivery profiles in Class II medical equipment. IC Role / Device Role / Timing Role: Secure, tamper-resistant data logger with hardware WP pin enabled during normal operation. Use Value: Meets IEC 62304 traceability requirements via deterministic 5 ms write cycles and 1M-cycle endurance for audit trail storage. |
Use Scenario: Storing tariff schedules, meter calibration constants, and tamper-event timestamps in ANSI C12.20-compliant meters. IC Role / Device Role / Timing Role: High-reliability configuration and event log storage interfaced to metrology SoC via SPI. Use Value: Guarantees >200-year data integrity for billing-critical parameters and supports secure firmware updates with page-write efficiency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPI EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA010AT-I/MNY | Wider VCC range (1.8–5.5 V); rated only for Industrial (−40°C to +85°C), not Automotive temp grade. | Suitable for cost-sensitive consumer or industrial gear where extended voltage headroom matters more than 125°C operation. | Select when system operates below 2.5 V or requires broader supply flexibility, but does not need automotive qualification. |
| AT25010B-MAHL-T | Same 1 Kbit size and SPI interface; 2.5–5.5 V VCC; −40°C to +125°C rating; but no HOLD pin and different WP implementation (software-only BP bits). | Used where interrupt-safe pausing is unnecessary and board space allows alternative pinout; lacks hardware WP override. | Choose if HOLD functionality is unused and legacy Atmel footprint compatibility is prioritized over Microchip's dual-protection scheme. |
Compared with 25LC010AT-E/MNY, the 25AA010AT-I/MNY offers lower-voltage operation but sacrifices automotive temperature compliance, while the AT25010B-MAHL-T omits HOLD and hardware WP - reducing robustness in safety-critical or interrupt-driven systems.
Availability
25LC010AT-E/MNY is available at Aetrix Electronics and suitable for industrial sensor nodes, automotive body control modules, and medical infusion pumps requiring stable component supply with guaranteed automotive-grade reliability and traceable sourcing.
Supply support for 25LC010AT-E/MNY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC010A family delivers compact, SPI-based EEPROMs optimized for automotive and industrial applications demanding high reliability, extended temperature operation, and hardware-assisted data protection.
FAQ
What is the maximum clock frequency supported by the 25LC010AT-E/MNY?
The 25LC010AT-E/MNY supports up to 10 MHz clock frequency when VCC is 4.5 V to 5.5 V. At 2.5 V ≤ VCC < 4.5 V, the maximum is 5 MHz, and at 1.8 V ≤ VCC < 2.5 V, it drops to 3 MHz. These limits ensure reliable setup/hold timing across voltage and temperature ranges, as specified in Table 1-2 of the DS21832H datasheet.
Does the 25LC010AT-E/MNY have built-in write protection beyond the WP pin?
Yes, the 25LC010AT-E/MNY includes dual-layer write protection: a hardware WP pin that disables all writes when low, and a software-configurable STATUS register with BP0/BP1 bits enabling block-level protection (none, 1/4, 1/2, or full array). Both mechanisms operate independently and are active across the full −40°C to +125°C temperature range.
How does page write work in the 25LC010AT-E/MNY, and what happens if I cross a page boundary?
The 25LC010AT-E/MNY has 16-byte pages starting at addresses 00h, 10h, 20h, etc. Page write allows up to 16 sequential bytes in one command - but crossing a page boundary causes wraparound to the start of the same page, overwriting prior data. Firmware must validate address alignment before initiating page write to prevent unintended corruption.
What is the function of the HOLD pin on the 25LC010AT-E/MNY, and how must it be used?
The HOLD pin on the 25LC010AT-E/MNY pauses ongoing SPI communication without resetting the internal state. To activate, HOLD must be pulled low while SCK is low; to resume, it must be raised while SCK remains low. During HOLD, SI/SO/SCK enter high-impedance, allowing the host MCU to service interrupts and continue the exact same transaction afterward.
Is the 25LC010AT-E/MNY qualified for automotive applications, and what evidence supports this?
Yes, the 25LC010AT-E/MNY carries the "E" temperature grade designation, explicitly rated for −40°C to +125°C operation. Its datasheet (DS21832H) confirms automotive qualification through 1M endurance cycles, >200-year data retention, and ESD protection >4 kV - meeting baseline AEC-Q100 stress test requirements for non-safety-critical EEPROMs in automotive ECUs.
25LC010AT-E/MNY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (2x3)
25LC010AT-E/MNY FAQ
1.How can I place an order for 25LC010AT-E/MNY through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC010AT-E/MNY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC010AT-E/MNY reliable?
The price and inventory of 25LC010AT-E/MNY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC010AT-E/MNY is usually 5 days.
3.What payment methods are accepted for 25LC010AT-E/MNY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC010AT-E/MNY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC010AT-E/MNY?
25LC010AT-E/MNY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC010AT-E/MNY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC010AT-E/MNY?
For technical support, including 25LC010AT-E/MNY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC010AT-E/MNY requirements.
6.How does Aetrix verify that 25LC010AT-E/MNY is sourced from the original manufacturer or authorized distributors?
All 25LC010AT-E/MNY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC010AT-E/MNY meets industry standards.
7.What is the process for return or replacement of 25LC010AT-E/MNY?
All 25LC010AT-E/MNY units undergo pre-shipment inspection (PSI). If there is an issue with 25LC010AT-E/MNY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC010AT-E/MNY part is unused and in its original packaging.
Return procedure for 25LC010AT-E/MNY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC010AT-E/MNY Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
