Microchip Technology 25LC010AT-E/SN
- Part No.:
- 25LC010AT-E/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
25LC010AT-E/SN.pdf
- Description:
- IC EEPROM 1KBIT SPI 10MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC010AT-E/SN from Microchip Technology Inc. is a 1 Kbit (128 × 8) SPI serial EEPROM with 2.5–5.5 V supply range, 10 MHz max clock frequency, and industrial/automotive temperature support (−40°C to +125°C). It features hardware write protection (WP pin), HOLD functionality for interrupt-safe pausing, and 16-byte page write capability - used in embedded system configuration storage, sensor calibration data retention, and firmware parameter backup.
For engineers reviewing the 25LC010AT-E/SN datasheet, 25LC010AT-E/SN pinout, 25LC010AT-E/SN application, or 25LC010AT-E/SN equivalent, key selection criteria include VCC operating range compatibility, WP/HOLD pin availability, SOIC-8 (SN) package footprint, endurance (1M cycles), and SPI timing compliance at target clock speed and voltage.
Technical Context
The 25LC010AT-E/SN implements a standard SPI Mode 0,0/Master-Slave interface with separate SI (data in) and SO (data out) lines, requiring CS, SCK, and optional WP/HOLD control. Its internal architecture includes a nonvolatile STATUS register with WIP/WEL/BP0/BP1 bits, enabling software-controlled block protection and write status polling.
Write operations require explicit WREN instruction followed by CS high transition to initiate self-timed internal write cycle (≤5 ms); page writes are bounded to 16-byte physical pages (e.g., 00h–0Fh, 10h–1Fh), with wraparound behavior on boundary crossing. Power-on reset clears the write enable latch and places SO in high-impedance state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit array), sufficient for small configuration tables or calibration constants in space-constrained designs. |
| Interface | SPI-compatible serial bus (Mode 0,0), compatible with PIC® and most MCU SPI peripherals without bit-banging. |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5 V, enabling fast read/write throughput (up to 1.25 MB/s theoretical burst rate). |
| Write Endurance | 1,000,000 erase/write cycles, supporting long-term field updates in industrial logging or adaptive control systems. |
| Data Retention | >200 years at +25°C, ensuring reliable storage of critical boot parameters or security keys over product lifetime. |
| Operating Temp | −40°C to +125°C (Automotive grade E), validated for under-hood or motor-control applications. |
| VCC Range | 2.5 V to 5.5 V, interoperable with 3.3 V and 5 V logic domains without level shifting. |
Pinout & Package
25LC010AT-E/SN is packaged in 8-lead SOIC (SN), with 1.27 mm pitch and standard JEDEC MS-012AC outline. Pin 1 is marked by laser dot or bevelled edge.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select Input | Active-low enable; must go high after final data bit to trigger internal write cycle; deselects device and tri-states SO. |
| SO (Pin 2) | Serial Data Output | Tri-state output; data shifted out MSB-first on falling edge of SCK during READ; high-Z when CS = high or HOLD = low. |
| WP (Pin 3) | Write-Protect Input | Hardware lock: low = all writes (array & STATUS) disabled regardless of WEL state; overrides software protection. |
| VSS (Pin 4) | Ground | Reference return path for all I/O and core logic; must be connected before VCC during power-up sequencing. |
| SI (Pin 5) | Serial Data Input | Instruction/address/data input latched on rising edge of SCK; supports full-duplex SPI protocol with SO. |
| SCK (Pin 6) | Serial Clock Input | Master-generated clock; defines timing for SI sampling (rising edge) and SO update (falling edge); max 10 MHz. |
| HOLD (Pin 7) | Hold Input | Pauses ongoing SPI transaction when pulled low (with SCK low); resumes from same point when released - enables interrupt servicing. |
| VCC (Pin 8) | Supply Voltage | 2.5–5.5 V power rail; internal voltage regulator ensures stable core operation across full VCC range. |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Mode | Up to 16 bytes written per internal cycle (≤5 ms), reducing host MCU overhead vs. byte-by-byte writes. |
| Block Write Protection | Software-selectable protection of none / upper 1/4 / upper 1/2 / full memory array via BP0/BP1 bits in STATUS register. |
| Built-in Write Protection | Power-on reset clears WEL; WREN/WRDI instructions required; WP pin provides hardware override - prevents accidental writes. |
| HOLD Functionality | Halts SPI communication mid-sequence without losing state, allowing host MCU to service higher-priority interrupts. |
| Low-Power Operation | 5 µA standby current at +125°C and 5.5 V enables battery-backed or energy-harvesting applications. |
Applications
| Industrial Sensor Node | Automotive Body Control Module |
|---|---|
Use Scenario: Storing calibrated offset/gain values for temperature and pressure sensors in factory-floor monitoring units. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed at startup and updated during periodic recalibration routines. Use Value: Ensures measurement accuracy remains consistent across power cycles and firmware updates without external backup power. |
Use Scenario: Retaining seat position, mirror angle, and lighting preferences in vehicle door modules. IC Role / Device Role / Timing Role: SPI-connected parameter memory interfaced directly with 8-bit automotive MCU via dedicated CS line. Use Value: Supports AEC-Q100 Grade 1 reliability and −40°C to +125°C operation required for cabin electronics. |
| Medical Diagnostic Handheld | Smart Energy Meter |
Use Scenario: Saving user-defined test profiles and last-used settings in portable ultrasound or glucose meter devices. IC Role / Device Role / Timing Role: Low-power EEPROM accessed infrequently but requiring guaranteed data integrity over 10+ year shelf life. Use Value: >200-year data retention and 1M endurance meet IEC 62304 safety-critical storage requirements. |
Use Scenario: Logging tariff schedules, demand response events, and firmware version history in utility-grade meters. IC Role / Device Role / Timing Role: SPI EEPROM integrated into meter SoC subsystem with WP pin tied to secure microcontroller GPIO. Use Value: Hardware write-protection (WP) prevents tampering with billing-critical parameters during field deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA010AT-I/SN | Wider VCC range (1.8–5.5 V); rated only for Industrial (−40°C to +85°C), not Automotive. | Lacks AEC-Q100 qualification; unsuitable for under-hood or high-temp chassis applications. | Select when 1.8 V operation is required and ambient temperature stays ≤+85°C. |
| AT25010B-SSHL-T | Same 1 Kbit size and SOIC-8 package; supports 20 MHz clock (vs. 10 MHz); different STATUS register layout. | Higher-speed SPI may require timing adjustments; no HOLD pin - limits interrupt-handling capability. | Choose for faster read/write throughput where HOLD functionality is not needed and Atmel/Adaptec ecosystem is preferred. |
Compared with 25LC010AT-E/SN, the 25AA010AT-I/SN offers broader voltage flexibility but sacrifices automotive temperature rating, while the AT25010B-SSHL-T delivers higher clock speed but removes HOLD support and changes protection register semantics - impacting interrupt-safe firmware design.
Availability
25LC010AT-E/SN is available at Aetrix Electronics and suitable for industrial sensor nodes, automotive body control modules, and medical handheld diagnostics requiring stable component supply, long-term data retention, and AEC-Q100-compliant operation.
Supply support for 25LC010AT-E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with a focus on embedded control and connectivity.
The 25LC010A family is designed for reliable, low-power nonvolatile storage in resource-constrained embedded systems - emphasizing SPI simplicity, hardware write protection, and extended temperature operation for automotive and industrial use cases.
FAQ
What is the maximum clock frequency supported by the 25LC010AT-E/SN?
The 25LC010AT-E/SN supports up to 10 MHz clock frequency when VCC is 4.5 V to 5.5 V. At lower voltages (2.5 V ≤ VCC < 4.5 V), the maximum clock drops to 5 MHz. This ensures timing compliance across its full operating voltage range without external clock dividers or firmware throttling in the 25LC010AT-E/SN implementation.
Does the 25LC010AT-E/SN have built-in hardware write protection?
Yes, the 25LC010AT-E/SN includes a dedicated WP (Write-Protect) pin (Pin 3). When held low, it disables all write operations to both memory array and STATUS register - independent of the WEL bit state. This hardware lock complements software-based BP0/BP1 block protection and is essential for preventing unauthorized or accidental writes in safety-critical 25LC010AT-E/SN deployments.
What package type does the 25LC010AT-E/SN use?
The 25LC010AT-E/SN uses an 8-lead SOIC package (suffix "SN"), measuring 3.9 mm × 4.9 mm with 1.27 mm lead pitch and JEDEC MS-012AC outline. It is RoHS-compliant, Pb-free, and optimized for reflow soldering in automated PCB assembly - matching footprint compatibility with industry-standard SPI EEPROMs like the 25AA010A series.
How many write/erase cycles can the 25LC010AT-E/SN endure?
The 25LC010AT-E/SN guarantees 1,000,000 erase/write cycles per memory location at +25°C and VCC = 5.5 V. This endurance rating is validated per Microchip's Total Endurance™ Model and supports frequent field updates in applications such as firmware parameter logging or adaptive calibration - making the 25LC010AT-E/SN suitable for long-lifecycle industrial equipment.
Is the 25LC010AT-E/SN qualified for automotive applications?
Yes, the 25LC010AT-E/SN carries Automotive (E) temperature grade qualification, operating reliably from −40°C to +125°C and meeting AEC-Q100 stress test requirements. The "E" in the part number explicitly denotes this automotive qualification, distinguishing it from the Industrial-grade 25AA010A variants - confirming its suitability for under-hood, chassis, and cabin electronics using the 25LC010AT-E/SN.
25LC010AT-E/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
25LC010AT-E/SN FAQ
1.How can I place an order for 25LC010AT-E/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC010AT-E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC010AT-E/SN reliable?
The price and inventory of 25LC010AT-E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC010AT-E/SN is usually 5 days.
3.What payment methods are accepted for 25LC010AT-E/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC010AT-E/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC010AT-E/SN?
25LC010AT-E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC010AT-E/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC010AT-E/SN?
For technical support, including 25LC010AT-E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC010AT-E/SN requirements.
6.How does Aetrix verify that 25LC010AT-E/SN is sourced from the original manufacturer or authorized distributors?
All 25LC010AT-E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC010AT-E/SN meets industry standards.
7.What is the process for return or replacement of 25LC010AT-E/SN?
All 25LC010AT-E/SN units undergo pre-shipment inspection (PSI). If there is an issue with 25LC010AT-E/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC010AT-E/SN part is unused and in its original packaging.
Return procedure for 25LC010AT-E/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC010AT-E/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
