My Inquiry
My Account
Microchip Technology 25LC010AT-I/MC
- Part No.:
- 25LC010AT-I/MC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-VFDFN Exposed Pad
- Datasheet:
-
25LC010AT-I/MC.pdf
- Description:
- IC EEPROM 1KBIT SPI 10MHZ 8DFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,505
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC010AT-I/MC from Microchip Technology Inc. is a 1 Kbit (128 × 8) SPI Serial EEPROM with 16-byte page write capability, 10 MHz max clock frequency at 4.5–5.5V, and industrial temperature range (−40°C to +85°C). It features hardware write protection (WP pin), HOLD functionality for interrupt-safe serial pauses, and block-level write protection (none/¼/½/all array). Used in microcontroller-based systems for configuration storage, calibration data, and firmware parameter retention.
For engineers reviewing the 25LC010AT-I/MC datasheet, 25LC010AT-I/MC pinout, 25LC010AT-I/MC application, or 25LC010AT-I/MC equivalent, key selection considerations include VCC range (2.5–5.5V), 8-pin DFN package (2×3 mm), 5 μA standby current, self-timed 5 ms write cycle, and SPI Mode 0,0/1,1 compatibility with PIC® and other embedded controllers.
Technical Context
The 25LC010AT-I/MC implements a standard SPI interface with separate SI (data in) and SO (data out) lines, CS-controlled selection, and SCK-synchronized transfers. It supports both byte and page writes within fixed 16-byte physical pages, with automatic address rollover during sequential reads.
Its internal architecture includes a nonvolatile STATUS register (WIP, WEL, BP0/BP1 bits), write-enable latch reset on power-up/WRDI/WRSR/valid WRITE, and hardware WP pin that disables all writes when low-regardless of WEL state-while permitting reads and status polling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit organization), sufficient for small configuration tables or device ID storage |
| Interface | SPI-compatible serial bus (Mode 0,0 and Mode 1,1), requiring only CS, SCK, SI, SO, WP, HOLD, VCC, VSS |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5V; enables fast read/write in high-throughput embedded hosts |
| Write Cycle Time | ≤5 ms (byte or page); deterministic timing simplifies host firmware wait-loop or polling logic |
| Endurance & Retention | 1,000,000 erase/write cycles; >200 years data retention-suitable for long-life industrial deployments |
| Supply Range | 2.5V to 5.5V; compatible with 3.3V and 5V logic domains without level shifting |
| Standby Current | 1 μA at VCC = 2.5V and TA = +85°C; critical for battery-backed or ultra-low-power systems |
Pinout & Package
25LC010AT-I/MC is housed in an 8-lead 2×3 mm DFN (Dual Flat No-lead) package with exposed pad (connected to VSS or left floating). Pin numbering follows standard DFN top-view orientation with pin 1 marked by laser dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - CS | Chip Select Input | Active-low enable; must be low for all SPI transactions; rising edge initiates internal write cycle |
| 2 - SO | Serial Data Output | Tri-state open-drain output; data shifted out MSB-first after falling SCK edge; high-Z when CS high |
| 3 - WP | Write-Protect Input | Hardware lock: low = all writes disabled (array + STATUS), regardless of WEL state |
| 4 - VSS | Ground | Reference for all I/O and internal circuitry; connected to exposed pad in DFN package |
| 5 - SI | Serial Data Input | Data latched on rising SCK edge; accepts instructions (READ/WRITE/WREN/RDSR), addresses, and data bytes |
| 6 - SCK | Serial Clock Input | Master-generated clock; defines timing for SI sampling and SO updates per SPI protocol |
| 7 - HOLD | Hold Input | Pauses ongoing SPI sequence (e.g., during MCU interrupt servicing); requires SCK low to assert/deassert |
| 8 - VCC | Supply Voltage | 2.5–5.5V operating range; powers internal HV generator for EEPROM programming |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Mode | Up to 16 bytes written per command-reduces SPI transaction overhead vs. byte-by-byte writes |
| Block Write Protection | Selectable via STATUS register: protect none, upper 1/4 (60h–7Fh), upper 1/2 (40h–7Fh), or full array (00h–7Fh) |
| Built-in Power-On Protection | Write enable latch resets at power-up; prevents accidental writes during supply ramp-up |
| HOLD Functionality | Enables safe interruption of multi-byte SPI transfers without reinitialization-critical for real-time OS contexts |
| ESD Robustness | 4 kV HBM rating on all pins-enhances reliability in handling-sensitive industrial assembly environments |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and linearization tables in field-deployed pressure or temperature transmitters. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to an ARM Cortex-M0+ MCU via SPI; accessed during boot and periodic recalibration. Use Value: Enables field-updatable calibration without firmware changes; 1M endurance supports lifetime recalibration cycles in maintenance workflows. | Use Scenario: Retaining user-selectable therapy parameters (e.g., infusion rate, alarm thresholds) across power cycles in portable insulin pumps. IC Role / Device Role / Timing Role: Low-power SPI EEPROM holding safety-critical settings; accessed only during setup or mode transitions-not in real-time control loop. Use Value: 1 μA standby current extends battery life; hardware WP pin prevents corruption during ESD events near patient interface. |
| Automotive Body Control Module | Smart Energy Metering |
Use Scenario: Saving seat/mirror position memory and lighting preferences in 12V automotive BCMs operating across −40°C to +85°C. IC Role / Device Role / Timing Role: SPI EEPROM integrated into CAN-connected microcontroller subsystem; withstands load-dump transients via robust VCC tolerance (2.5–5.5V). Use Value: Industrial temp grade ensures reliability under hood conditions; block protection prevents accidental overwrite of user presets during firmware updates. | Use Scenario: Storing tariff schedules, meter IDs, and tamper-event logs in ANSI C12.22-compliant smart electricity meters. IC Role / Device Role / Timing Role: Secure nonvolatile storage co-located with metrology SoC; accessed via isolated SPI to prevent noise coupling into analog front-end. Use Value: >200-year data retention guarantees compliance over meter lifetime; 4 kV ESD rating withstands utility-field handling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA010AT-I/MC | Wider VCC range (1.8–5.5V); supports 1.8V logic; identical pinout, timing, and feature set | Suitable for mixed-voltage systems with 1.8V peripherals; not rated for automotive temp range | Select when interfacing with 1.8V microcontrollers or ultra-low-voltage sensors |
| AT25010B-MAHL-T | Same 1 Kbit SPI EEPROM; 2.5–5.5V supply; 10 MHz max; but uses different STATUS register bit mapping and lacks HOLD pin | Requires firmware adaptation for status polling and no hardware pause capability-limits use in interrupt-driven designs | Choose only if HOLD functionality is unused and legacy Atmel toolchain support is required |
Compared with 25AA010AT-I/MC, the 25LC010AT-I/MC offers tighter VCC min (2.5V vs. 1.8V) but identical industrial temp rating and DFN packaging; versus AT25010B-MAHL-T, it provides HOLD support and Microchip's documented block protection scheme-critical for robust embedded firmware design.
Availability
25LC010AT-I/MC is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for 25LC010AT-I/MC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC010A family delivers cost-optimized, SPI-compatible EEPROMs targeting space-constrained embedded systems where reliability, low power, and simple integration with PIC® and other MCUs are essential.
FAQ
What is the maximum clock frequency supported by the 25LC010AT-I/MC across its full voltage range?
The 25LC010AT-I/MC supports up to 10 MHz at VCC = 4.5–5.5V, 5 MHz at VCC = 2.5–4.5V, and is not rated below 2.5V. These AC specifications are validated across the industrial temperature range (−40°C to +85°C) and ensure reliable SPI communication timing margins in host MCU firmware.
Does the 25LC010AT-I/MC require external pull-up resistors on its SO or WP pins?
No. The 25LC010AT-I/MC SO pin is internally pulled up when enabled and tri-states when deselected (CS high); the WP pin is CMOS input with no pull-up requirement-external pull-up is optional for fail-safe default protection but not electrically necessary per datasheet DC characteristics.
How does the HOLD function behave during an active write cycle in the 25LC010AT-I/MC?
The HOLD pin has no effect during an internal write cycle (TWC): once CS rises after a valid WRITE command, the 5 ms self-timed erase/write proceeds unconditionally. HOLD only suspends SPI command/data transfer-not ongoing nonvolatile programming-so timing-critical firmware must poll the WIP bit instead of relying on HOLD for write synchronization.
Can the 25LC010AT-I/MC be used in a 1.8V system?
No. The 25LC010AT-I/MC specifies a minimum VCC of 2.5V and is not characterized for operation at 1.8V. For 1.8V systems, Microchip's 25AA010AT-I/MC (1.8–5.5V) is the functionally identical alternative with same pinout, timing, and DFN package.
What package type does the suffix 'MC' indicate for the 25LC010AT-I/MC?
The 'MC' suffix denotes the 8-lead 2×3 mm DFN (Dual Flat No-lead) package with exposed thermal pad. This compact, surface-mount package supports automated PCB assembly and provides improved thermal performance over SOIC or TSSOP variants-confirmed in Microchip's DS21832H packaging table.
25LC010AT-I/MC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (2x3)
25LC010AT-I/MC FAQ
1.How can I place an order for 25LC010AT-I/MC through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC010AT-I/MC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC010AT-I/MC reliable?
The price and inventory of 25LC010AT-I/MC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC010AT-I/MC is usually 5 days.
3.What payment methods are accepted for 25LC010AT-I/MC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC010AT-I/MC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC010AT-I/MC?
25LC010AT-I/MC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC010AT-I/MC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC010AT-I/MC?
For technical support, including 25LC010AT-I/MC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC010AT-I/MC requirements.
6.How does Aetrix verify that 25LC010AT-I/MC is sourced from the original manufacturer or authorized distributors?
All 25LC010AT-I/MC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC010AT-I/MC meets industry standards.
7.What is the process for return or replacement of 25LC010AT-I/MC?
All 25LC010AT-I/MC units undergo pre-shipment inspection (PSI). If there is an issue with 25LC010AT-I/MC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC010AT-I/MC part is unused and in its original packaging.
Return procedure for 25LC010AT-I/MC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC010AT-I/MC Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
