Microchip Technology 25LC010AT-I/MS
- Part No.:
- 25LC010AT-I/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
25LC010AT-I/MS.pdf
- Description:
- IC EEPROM 1KBIT SPI 10MHZ 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,174
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC010AT-I/MS from Microchip Technology Inc. is a 1 Kbit (128 × 8) SPI serial EEPROM with 2.5–5.5 V supply range, 10 MHz max clock frequency, and industrial temperature rating (–40°C to +85°C). It features hardware write protection (WP pin), HOLD functionality for interrupt-safe pausing, and 16-byte page write capability - used for nonvolatile configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 25LC010AT-I/MS datasheet, 25LC010AT-I/MS pinout, 25LC010AT-I/MS application, or 25LC010AT-I/MS equivalent, key selection criteria include SPI interface compatibility, VCC voltage range compliance, page-write boundary handling, and hardware write-protection behavior under power-up and WP assertion.
Technical Context
The 25LC010AT-I/MS implements a standard SPI Mode 0,0 (CPOL=0, CPHA=0) interface with separate SI/SO lines and active-low CS. Its internal architecture includes an 8-bit instruction register, status register (WIP/WEL/BP0/BP1), and page latches enabling up to 16-byte writes within fixed 16-byte physical pages (00h–0Fh, 10h–1Fh, etc.).
Write operations require explicit WREN instruction followed by CS high-to-low transition to initiate self-timed internal write cycle (≤5 ms). The HOLD pin suspends ongoing SPI transfers without resetting the sequence, and WP pin disables all writes when low - both functions are active during standby and read modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8 bits) - supports small firmware parameter tables or calibration data storage. |
| Interface | SPI-compatible serial bus (Mode 0,0) - requires only CS, SCK, SI, SO, WP, HOLD, VCC, VSS pins. |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5 V - enables fast read/write bursts in high-throughput MCU host environments. |
| Page Write Size | 16 bytes per page - limits atomic write scope; crossing page boundaries wraps data to start of same page. |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention - suitable for long-life industrial logging applications. |
| Supply Voltage Range | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V logic domains without level shifting. |
| Operating Temperature | –40°C to +85°C (Industrial grade) - validated for use in automotive body control modules and industrial PLCs. |
Pinout & Package
25LC010AT-I/MS is packaged in an 8-lead MSOP (Micro Small Outline Package), 3.0 mm × 3.0 mm body, 0.65 mm pitch, with exposed pad (optional VSS connection). Pin 1 marked by laser dot; pin numbering follows standard MSOP convention.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select Input | Active-low enable; must be low for SPI communication; rising edge initiates internal write cycle after valid command. |
| SO | Serial Data Output | Tri-state output; drives data on falling edge of SCK; high-impedance when CS high or HOLD active. |
| WP | Write-Protect Input | Hardware lock: low = all writes disabled (array + STATUS); no effect on ongoing write cycles. |
| VSS | Ground Reference | Primary return path for all I/O and core circuitry; exposed pad may be connected to VSS for thermal/mechanical stability. |
| SI | Serial Data Input | Latches instruction/address/data on rising edge of SCK; sampled first after CS goes low. |
| SCK | Serial Clock Input | Synchronizes all data transfers; must meet min/max pulse width and rise/fall time specs per VCC. |
| HOLD | Hold Input | Pauses SPI transfer mid-sequence when pulled low (SCK must be low); resumes on HOLD high (SCK low). |
| VCC | Supply Voltage | 2.5–5.5 V power input; powers internal HV generator for EEPROM programming; decoupling capacitor required. |
Key Features
| Feature | Design Value |
|---|---|
| Block Write Protection | Configurable via STATUS register (BP1/BP0): protect none, upper 1/4 (60h–7Fh), upper 1/2 (40h–7Fh), or full array (00h–7Fh). |
| Self-Timed Write Cycle | ≤5 ms byte/page write - eliminates need for external timing control; WIP bit allows polling for completion. |
| Power-On Write Protection | Write enable latch resets at power-up; WREN instruction required before any write - prevents spurious writes during brown-out. |
| Low Standby Current | 1 µA at 2.5 V / +85°C - enables battery-backed operation in energy-constrained IoT sensor nodes. |
| HOLD Functionality | Enables MCU to service higher-priority interrupts without aborting SPI transaction - critical for real-time deterministic systems. |
Applications
| Industrial Sensor Calibration Storage | Automotive Body Control Module Settings |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during system boot and runtime re-calibration sequences via SPI. Use Value: Enables field-replaceable sensor modules with unique calibration data retained across power cycles and firmware updates. |
Use Scenario: Holding user-configurable settings (e.g., mirror position, seat memory, lighting profiles) in automotive door modules. IC Role / Device Role / Timing Role: SPI-connected EEPROM storing persistent user preferences with hardware WP protection against accidental overwrites. Use Value: Meets AEC-Q100 stress requirements for automotive electronics while supporting secure, low-power parameter retention. |
| Medical Device Configuration Backup | Smart Energy Meter Firmware Parameters |
Use Scenario: Backing up operational parameters (alarm thresholds, dose limits, language selection) in portable infusion pumps. IC Role / Device Role / Timing Role: Fail-safe configuration store accessed during startup and safety-critical mode transitions. Use Value: 1M endurance and >200-year data retention ensure reliability over device lifetime without periodic refresh. |
Use Scenario: Storing tariff schedules, metering constants, and security keys in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory with WP/HOLD support for firmware update rollback and secure boot validation. Use Value: Hardware write protection and status register locking prevent unauthorized modification of billing-critical parameters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA010AT-I/MS | 1.8–5.5 V supply range; supports lower-voltage operation down to 1.8 V; identical pinout and instruction set. | Preferred where system operates below 2.5 V (e.g., single-cell Li-ion powered devices). | Select 25AA010AT-I/MS if VCC may drop below 2.5 V; otherwise 25LC010AT-I/MS offers tighter VCC min spec for 3.3 V/5 V-only designs. |
| AT25010B-MAHM-T | Same 1 Kbit SPI EEPROM, but with 2.5–5.5 V range and 20 MHz max clock; different pinout (SOIC-8 only) and status register layout. | Requires PCB redesign due to SOIC-8 package and incompatible HOLD/WP mapping; higher speed not utilized in most legacy MCU interfaces. | Choose AT25010B-MAHM-T only if migrating to faster SPI clocks and redesigning board layout; otherwise maintain pin-compatible Microchip family. |
Compared with 25AA010AT-I/MS and AT25010B-MAHM-T, the 25LC010AT-I/MS provides optimal balance of industrial temperature support, hardware write protection fidelity, and MSOP footprint - avoiding unnecessary speed or voltage range overhead in cost-sensitive embedded designs.
Availability
25LC010AT-I/MS is available at Aetrix Electronics and suitable for industrial sensor calibration storage, automotive body control module settings, and medical device configuration backup requiring stable component supply and long-term lifecycle support.
Supply support for 25LC010AT-I/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC010A series belongs to Microchip's SPI Serial EEPROM product line, designed specifically for reliable, low-power nonvolatile data storage in resource-constrained embedded systems across industrial, automotive, and medical markets.
FAQ
What is the maximum clock frequency supported by the 25LC010AT-I/MS?
The 25LC010AT-I/MS supports up to 10 MHz clock frequency when VCC is 4.5 V to 5.5 V. At 2.5 V ≤ VCC < 4.5 V, the maximum clock frequency drops to 5 MHz. These limits are defined in Table 1-2 of the DS21832H datasheet and must be observed to ensure reliable SPI communication. Exceeding them risks data corruption or command rejection.
Does the 25LC010AT-I/MS support page write operations, and what is the page size?
Yes, the 25LC010AT-I/MS supports page write mode with a fixed page size of 16 bytes. Physical pages begin at addresses 00h, 10h, 20h, ..., 70h. Writing across a page boundary causes wraparound to the start of the current page - software must enforce alignment. This behavior is documented in Section 2.3 and Figure 2-3 of the DS21832H datasheet.
How does the WP pin function on the 25LC010AT-I/MS?
The WP (Write-Protect) pin on the 25LC010AT-I/MS disables all write operations (array and STATUS register) when held low, regardless of WEL state. It does not affect reads or HOLD functionality. If WP is low during power-up or while a write is in progress, the write enable latch resets but ongoing writes complete. This behavior is specified in Table 2-4 and Section 2.7 of DS21832H.
What is the operating temperature range for the 25LC010AT-I/MS?
The 25LC010AT-I/MS is rated for the Industrial temperature range of –40°C to +85°C, as indicated by the "I" suffix in the part number. This is confirmed in the Device Selection Table (page 1) and Electrical Characteristics section (Table 1-1) of DS21832H. It is not qualified for automotive (–40°C to +125°C) use - that requires the "E" variant (e.g., 25LC010AE).
Can the 25LC010AT-I/MS be used with 3.3 V microcontrollers?
Yes, the 25LC010AT-I/MS is fully compatible with 3.3 V microcontrollers: its VCC range (2.5–5.5 V) includes 3.3 V, and its input thresholds (VIH1 = 0.7×VCC, VIL1 = 0.3×VCC) align with standard 3.3 V CMOS logic levels. No level translation is needed when interfacing with 3.3 V SPI masters, as verified in DC Characteristics Table D001–D003 of DS21832H.
25LC010AT-I/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
25LC010AT-I/MS FAQ
1.How can I place an order for 25LC010AT-I/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC010AT-I/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC010AT-I/MS reliable?
The price and inventory of 25LC010AT-I/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC010AT-I/MS is usually 5 days.
3.What payment methods are accepted for 25LC010AT-I/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC010AT-I/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC010AT-I/MS?
25LC010AT-I/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC010AT-I/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC010AT-I/MS?
For technical support, including 25LC010AT-I/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC010AT-I/MS requirements.
6.How does Aetrix verify that 25LC010AT-I/MS is sourced from the original manufacturer or authorized distributors?
All 25LC010AT-I/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC010AT-I/MS meets industry standards.
7.What is the process for return or replacement of 25LC010AT-I/MS?
All 25LC010AT-I/MS units undergo pre-shipment inspection (PSI). If there is an issue with 25LC010AT-I/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC010AT-I/MS part is unused and in its original packaging.
Return procedure for 25LC010AT-I/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC010AT-I/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

