Microchip Technology 25LC010AT-I/OT
- Part No.:
- 25LC010AT-I/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
25LC010AT-I/OT.pdf
- Description:
- IC EEPROM 1KBIT SPI SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:3,216
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC010AT-I/OT from Microchip Technology Inc. is a 1 Kbit (128 × 8) SPI Serial EEPROM with 2.5–5.5 V supply range, 10 MHz max clock frequency, 16-byte page write capability, and industrial temperature rating (–40°C to +85°C). It features hardware write protection (WP pin), HOLD functionality for interrupt-safe bus suspension, and block-level array protection (none/¼/½/all). Used in microcontroller-based systems for configuration storage, calibration data retention, and firmware parameter backup.
For engineers reviewing the 25LC010AT-I/OT datasheet, 25LC010AT-I/OT pinout, 25LC010AT-I/OT application, or 25LC010AT-I/OT equivalent, key selection criteria include SPI timing compliance at 2.5V–5.5V, WP/HOLD pin behavior under interrupt conditions, endurance (1M cycles), data retention (>200 years), and SOT-23-6 package compatibility with space-constrained PCB layouts.
Technical Context
The 25LC010AT-I/OT implements a standard SPI Mode 0,0/Modes 1,1 interface with separate SI/SO lines, CS-controlled selection, and synchronous serial access. Its internal architecture includes an 8-bit instruction register, page latches, and high-voltage generation circuitry for EEPROM programming.
It supports byte and page write operations (up to 16 bytes within a single 16-byte page boundary), sequential read with automatic address roll-over, and STATUS register polling (WIP/WEL/BP bits) for write cycle completion detection - all while maintaining SO tri-state during HOLD assertion or CS deassertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8 bits); sufficient for small configuration tables, device IDs, or sensor calibration coefficients in resource-limited embedded systems. |
| Interface | SPI-compatible serial bus (CS, SCK, SI, SO, WP, HOLD); requires no parallel bus routing and integrates directly with PIC® and other MCU SPI peripherals. |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5 V; enables fast read/write throughput (e.g., ~1.6 µs per byte at 10 MHz) without external timing logic. |
| Write Endurance | 1,000,000 erase/write cycles; supports frequent field updates such as logging counters or adaptive tuning parameters. |
| Data Retention | >200 years at +25°C; ensures long-term reliability for unattended equipment like utility meters or industrial controllers. |
| Supply Voltage Range | 2.5–5.5 V; compatible with both 3.3 V and 5 V logic domains, eliminating level-shifting requirements in mixed-voltage designs. |
| Operating Temperature | –40°C to +85°C (Industrial grade); validated for use in automotive body electronics, industrial PLC I/O modules, and outdoor IoT gateways. |
Pinout & Package
25LC010AT-I/OT is housed in a Pb-free, RoHS-compliant 6-lead SOT-23 package (1.6 mm × 2.8 mm × 1.1 mm height), optimized for high-density PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SCK | Serial Clock Input | Synchronizes all data transfers; rising edge latches SI, falling edge updates SO; must be low before asserting HOLD. |
| 2: VCC | Supply Voltage | 2.5–5.5 V power input; decoupling capacitor (0.1 µF) required near pin for stable SPI operation and write-cycle noise immunity. |
| 3: CS | Chip Select Input | Active-low enable; initiates command sequence on falling edge and triggers internal write cycle on rising edge after valid write sequence. |
| 4: SO | Serial Data Output | Tri-states when CS high or HOLD low; outputs MSB-first data during READ; high-impedance state allows multi-device SPI bus sharing. |
| 5: WP | Write-Protect Pin | Hardware lock: low = disables all writes to memory and STATUS register; overrides WREN latch; retains protection during power transitions. |
| 6: VSS | Ground | Reference return path for all signals; must be connected to system ground plane with low-inductance path to minimize SPI noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Mode (16 bytes) | Reduces write time by up to 16× vs. byte writes; requires software enforcement of page boundaries (addresses 00h–0Fh, 10h–1Fh, etc.) to prevent wraparound corruption. |
| HOLD Pin Functionality | Pauses ongoing SPI transaction without reset; allows host MCU to service higher-priority interrupts and resume from exact bit position - critical for real-time deterministic response. |
| Block Write Protection | Configurable via STATUS register (BP1/BP0): protects none, upper 1/4 (60h–7Fh), upper 1/2 (40h–7Fh), or full array (00h–7Fh) - enables secure boot code or factory calibration storage. |
| Power-On Write Protection | Write enable latch resets at power-up; prevents accidental writes during brown-out or startup transients without requiring firmware initialization sequence. |
| ESD Robustness | >4 kV HBM; withstands handling and board-level ESD events common in manufacturing and field service environments without latch-up or data corruption. |
Applications
| Smart Meter Configuration Storage | Industrial Sensor Calibration |
|---|---|
|
Use Scenario: Storing tariff schedules, meter ID, and tamper-event logs in electricity/water/gas meters operating unattended for >10 years. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed via SPI during boot and periodic updates; retains data across power cycles and battery backup gaps. Use Value: 1M endurance supports daily log writes for >2,700 years; >200-year data retention eliminates field recalibration; WP pin prevents unauthorized firmware modification. |
Use Scenario: Holding factory-trimmed offset/gain coefficients for analog sensor front-ends in programmable logic controllers (PLCs). IC Role / Device Role / Timing Role: SPI-accessible calibration lookup table; read once at power-on and applied to ADC/DAC signal chains. Use Value: 16-byte page write enables atomic coefficient updates; industrial temp range ensures accuracy across factory calibration chambers (–40°C to +85°C). |
| Automotive Body Control Module | IoT Edge Device Identity |
|
Use Scenario: Storing seat-position presets, mirror angles, and lighting profiles in vehicle BCMs with CAN/FlexRay communication backbones. IC Role / Device Role / Timing Role: Local nonvolatile memory for user preferences; accessed only during setup or recall - low standby current (1 µA) minimizes parasitic drain. Use Value: SOT-23-6 footprint fits tight BCM layouts; WP pin blocks accidental overwrites during CAN firmware updates; HOLD supports interrupt-driven UI responsiveness. |
Use Scenario: Securing unique device identifiers (UID), TLS certificates, and OTA update keys in battery-powered wireless sensors. IC Role / Device Role / Timing Role: Root-of-trust storage element; contents authenticated before secure boot or encrypted comms initialization. Use Value: Block protection isolates UID sector from application writes; 2.5 V min supply enables direct connection to Li-ion battery (2.7–4.2 V); RoHS/Pb-free compliance meets global environmental mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA010AT-I/OT | 1.8–5.5 V supply range; wider voltage tolerance than 25LC010AT-I/OT (2.5–5.5 V); identical pinout, timing, and feature set. | Preferred where 1.8 V logic or mixed 1.8/3.3 V systems exist; supports lower-power sleep modes in ultra-low-energy designs. | Select 25AA010AT-I/OT if system operates below 2.5 V; otherwise 25LC010AT-I/OT offers same functionality at potentially lower cost in 3.3/5 V applications. |
| AT25010B-MAU-Y | Same 1 Kbit SPI EEPROM, but uses Atmel/Dialog (now Microchip) architecture; 2.5–5.5 V, 10 MHz, SOT-23-6; slightly higher ICC write (4 mA vs. 3 mA @ 2.5 V). | Validated in legacy Atmel-based designs; pinout matches but HOLD function is not implemented - limits interrupt-safe use cases. | Choose AT25010B-MAU-Y only when replacing existing Atmel parts; avoid where HOLD functionality is required for deterministic real-time response. |
Compared with 25AA010AT-I/OT and AT25010B-MAU-Y, the 25LC010AT-I/OT provides optimal balance of industrial temperature support, HOLD capability, and cost-efficiency for 3.3/5 V systems - making it the preferred choice for new designs requiring robust interrupt handling and long-term data integrity.
Availability
25LC010AT-I/OT is available at Aetrix Electronics and suitable for smart metering, industrial sensor calibration, automotive body control modules, and IoT edge device identity management requiring stable component supply across extended product lifecycles.
Supply support for 25LC010AT-I/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC010A family was designed specifically for reliable, low-power, SPI-based nonvolatile data storage in cost-sensitive industrial and automotive applications - emphasizing endurance, data retention, and ease of integration with mainstream MCUs.
FAQ
What is the maximum clock frequency supported by the 25LC010AT-I/OT across its full voltage range?
The 25LC010AT-I/OT supports up to 10 MHz at VCC ≥ 4.5 V, 5 MHz at 2.5 V ≤ VCC < 4.5 V, and 3 MHz at 1.8 V ≤ VCC < 2.5 V. However, since the 25LC010AT-I/OT is rated for 2.5–5.5 V operation, its guaranteed maximum is 10 MHz (at 4.5–5.5 V) and 5 MHz (at 2.5–4.5 V). This ensures timing margin for robust SPI communication in noisy industrial environments.
Does the 25LC010AT-I/OT require external pull-up resistors on its SO or WP pins?
No - the 25LC010AT-I/OT has an internally pulled-up WP pin and does not require external pull-up. The SO pin is actively driven and tri-stated when CS is high or HOLD is low, so no pull-up is needed. External pull-ups on SI or SCK are also unnecessary unless shared with open-drain buses; standard push-pull SPI drivers interface directly.
How does the HOLD pin behave during an active write cycle in the 25LC010AT-I/OT?
The HOLD pin has no effect on an ongoing internal write cycle (TWC) in the 25LC010AT-I/OT. Once CS rises after a valid write sequence, the 5 ms internal write begins and cannot be paused or aborted by HOLD. HOLD only suspends SPI command/data transfer - not EEPROM programming - ensuring data integrity even if host interrupts occur mid-write.
Can the 25LC010AT-I/OT be used in a 1.8 V system?
No - the 25LC010AT-I/OT is specified for 2.5–5.5 V operation only. For 1.8 V systems, the pin-compatible 25AA010AT-I/OT (1.8–5.5 V) is the appropriate Microchip alternative. Using the 25LC010AT-I/OT below 2.5 V risks unreliable read/write operation, excessive timing violations, and potential data corruption due to insufficient internal charge pump voltage.
What happens if a page write crosses a 16-byte boundary in the 25LC010AT-I/OT?
If a page write command attempts to cross a 16-byte boundary (e.g., writing 16 bytes starting at address 0x0F), the 25LC010AT-I/OT wraps the data to the start of the same page (0x00), overwriting previously written bytes. This is a documented hardware behavior - application firmware must validate address alignment and split writes across page boundaries to prevent unintended data loss.
25LC010AT-I/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
25LC010AT-I/OT FAQ
1.How can I place an order for 25LC010AT-I/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC010AT-I/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC010AT-I/OT reliable?
The price and inventory of 25LC010AT-I/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC010AT-I/OT is usually 5 days.
3.What payment methods are accepted for 25LC010AT-I/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC010AT-I/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC010AT-I/OT?
25LC010AT-I/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC010AT-I/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC010AT-I/OT?
For technical support, including 25LC010AT-I/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC010AT-I/OT requirements.
6.How does Aetrix verify that 25LC010AT-I/OT is sourced from the original manufacturer or authorized distributors?
All 25LC010AT-I/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC010AT-I/OT meets industry standards.
7.What is the process for return or replacement of 25LC010AT-I/OT?
All 25LC010AT-I/OT units undergo pre-shipment inspection (PSI). If there is an issue with 25LC010AT-I/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC010AT-I/OT part is unused and in its original packaging.
Return procedure for 25LC010AT-I/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC010AT-I/OT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
